MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD
The aim of this work is to design and implement a simple MIPS CPU by using Cyclone II FPGA without complex control unit. MIPS- Processor has been studied and realized to design, simulate and implement its components by using VHDL and FPGA Board under Quartus version “8.1 software packages. This d...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | Arabic |
| Published: |
Mustansiriyah University/College of Engineering
2016-03-01
|
| Series: | Journal of Engineering and Sustainable Development |
| Subjects: | |
| Online Access: | https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/656 |
| _version_ | 1828095226747551744 |
|---|---|
| author | Ibtesam R. K.Al-Saedi |
| author_facet | Ibtesam R. K.Al-Saedi |
| author_sort | Ibtesam R. K.Al-Saedi |
| collection | DOAJ |
| description |
The aim of this work is to design and implement a simple MIPS CPU by using Cyclone II FPGA without complex control unit. MIPS- Processor has been studied and realized to design, simulate and implement its components by using VHDL and FPGA Board under Quartus version “8.1 software packages. This design in a modern FPGA environment has done and used to finally realize the hardware components (RF, PC, ALU, RAM, ROM and Multiplexer). Also, the design has used a module principle to implement the components of the Microprocessor which provides high flexibility in expanding the hardware and software units of its components when there is a need to change the structure of the design without a complex central control unit. This method of design provides high flexibility especially for embedded systems which are planted in a variety of applications. The success of the design has been tested through the work of the processor as an integrated in all components under its instructions with simple control unit.
|
| first_indexed | 2024-04-11T07:10:23Z |
| format | Article |
| id | doaj.art-a0e954c584b64fa383af8d7c6cddcaa8 |
| institution | Directory Open Access Journal |
| issn | 2520-0917 2520-0925 |
| language | Arabic |
| last_indexed | 2024-04-11T07:10:23Z |
| publishDate | 2016-03-01 |
| publisher | Mustansiriyah University/College of Engineering |
| record_format | Article |
| series | Journal of Engineering and Sustainable Development |
| spelling | doaj.art-a0e954c584b64fa383af8d7c6cddcaa82022-12-22T04:38:14ZaraMustansiriyah University/College of EngineeringJournal of Engineering and Sustainable Development2520-09172520-09252016-03-01202MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARDIbtesam R. K.Al-Saedi0Communication Engineering Department, University of Technology, Baghdad, Iraq The aim of this work is to design and implement a simple MIPS CPU by using Cyclone II FPGA without complex control unit. MIPS- Processor has been studied and realized to design, simulate and implement its components by using VHDL and FPGA Board under Quartus version “8.1 software packages. This design in a modern FPGA environment has done and used to finally realize the hardware components (RF, PC, ALU, RAM, ROM and Multiplexer). Also, the design has used a module principle to implement the components of the Microprocessor which provides high flexibility in expanding the hardware and software units of its components when there is a need to change the structure of the design without a complex central control unit. This method of design provides high flexibility especially for embedded systems which are planted in a variety of applications. The success of the design has been tested through the work of the processor as an integrated in all components under its instructions with simple control unit. https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/656MIPSComputer ArchitectureVHDLSimulation |
| spellingShingle | Ibtesam R. K.Al-Saedi MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD Journal of Engineering and Sustainable Development MIPS Computer Architecture VHDL Simulation |
| title | MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD |
| title_full | MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD |
| title_fullStr | MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD |
| title_full_unstemmed | MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD |
| title_short | MIPS CPU DESIGN AND IMPLEMENTATION BASED CYCLONE II FPGA BOARD |
| title_sort | mips cpu design and implementation based cyclone ii fpga board |
| topic | MIPS Computer Architecture VHDL Simulation |
| url | https://jeasd.uomustansiriyah.edu.iq/index.php/jeasd/article/view/656 |
| work_keys_str_mv | AT ibtesamrkalsaedi mipscpudesignandimplementationbasedcycloneiifpgaboard |