Experimental Efficiency Evaluation of Stacked Transistor Half-Bridge Topologies in 14 nm CMOS Technology
Different Half-Bridge (HB) converter topologies for an Integrated Voltage Regulator (IVR), which serves as a microprocessor application, were evaluated. The HB circuits were implemented with Stacked Transistors (HBSTs) in a cutting-edge 14 nm CMOS technology node in order to enable the integration o...
Main Authors: | Pedro André Martins Bezerra, Florian Krismer, Johann Walter Kolar, Riduan Khaddam-Aljameh, Stephan Paredes, Ralph Heller, Thomas Brunschwiler, Pier Andrea Francese, Thomas Morf, Marcel André Kossel, Matthias Braendli |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-05-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/10/1150 |
Similar Items
-
Electrical and Thermal Characterization of an Inductor-Based ANPC-Type Buck Converter in 14 nm CMOS Technology for Microprocessor Applications
by: Pedro A. M. Bezerra, et al.
Published: (2020-01-01) -
Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K
by: Arnout Beckers, et al.
Published: (2018-01-01) -
Design of synchronous frequency dividers in 5‐nm FinFET CMOS technology
by: Marcel Kossel, et al.
Published: (2023-12-01) -
A Two-Stage X-Band 20.7-dBm Power Amplifier in 40-nm CMOS Technology
by: Zhichao Li, et al.
Published: (2020-12-01) -
A Broadband Millimeter-Wave 5G Low Noise Amplifier Design in 22 nm Fully Depleted Silicon-on-Insulator (FD-SOI) CMOS
by: Liang-Wei Ouyang, et al.
Published: (2024-04-01)