Charge trapping analysis in sputtered BixSe1-x based accumulation-mode FETs. II. Gate capacitance characteristics
In this study, we extend the analyses done on sputtered BixSe1-x based accumulation mode FETs. Previously, we studied the basic electrical and leakage properties of these FET devices. We extend our analyses to obtain key parameters of the BixSe1-x (x = 0.44) film at various gate voltages. We start b...
Auteurs principaux: | Protyush Sahu, Jun-Yang Chen, Jian-Ping Wang |
---|---|
Format: | Article |
Langue: | English |
Publié: |
AIP Publishing LLC
2021-01-01
|
Collection: | AIP Advances |
Accès en ligne: | http://dx.doi.org/10.1063/9.0000027 |
Documents similaires
-
Charge trapping analysis in sputtered BixSe1-x based accumulation-mode FETs
par: Protyush Sahu, et autres
Publié: (2020-01-01) -
Effects of Gate Stack Composition and Thickness in 2-D Negative Capacitance FETs
par: Yuh-Chen Lin, et autres
Publié: (2019-01-01) -
Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect
par: Amin Rassekh, et autres
Publié: (2020-01-01) -
Modeling the Double Layer Capacitance Effect in Electrolyte Gated FETs with Gel and Aqueous Electrolytes
par: Roslyn S. Massey, et autres
Publié: (2021-12-01) -
Lumped-Capacitive Modeling and Sensing Characteristics of an Electrolyte-Gated FET Biosensor for the Detection of the Peanut Allergen
par: Donghoon Kim, et autres
Publié: (2021-01-01)