A Novel Vertical Si TFET With Dual Doping-Less Tunneling Junction: A Simulation Study Including Trap-Related Non-Idealities
In this article, we propose a novel vertical TFET that benefits from dual doping-less tunneling junction. Due to the low on-state current of silicon-based TFETs, we employ a dual-source configuration and a high-k dielectric material in the oxide region. The performance assessment of our device is th...
Main Authors: | Iman Chahardah Cherik, Saeed Mohammadi |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10210567/ |
Similar Items
-
A new line tunneling SiGe/Si iTFET with control gate for leakage suppression and subthreshold swing improvement
by: Jyi-Tsong Lin, et al.
Published: (2023-07-01) -
Enhancing subthreshold slope and ON-current in a simple iTFET with overlapping gate on source-contact, drain Schottky contact, and intrinsic SiGe-pocket
by: Jyi-Tsong Lin, et al.
Published: (2023-09-01) -
Rigorous Study on Hump Phenomena in Surrounding Channel Nanowire (SCNW) Tunnel Field-Effect Transistor (TFET)
by: Seung-Hyun Lee, et al.
Published: (2020-05-01) -
Impact of trap-related non-idealities on the performance of a novel TFET-based biosensor with dual doping-less tunneling junction
by: Iman Chahardah Cherik, et al.
Published: (2023-07-01) -
Performance optimization of high-K pocket hetero-dielectric TFET using improved geometry design
by: Abdelrahman Elshamy, et al.
Published: (2024-03-01)