DVFS and Its Architectural Simulation Models for Improving Energy Efficiency of Complex Embedded Systems in Early Design Phase
Dealing with resource constraints is an inevitable feature of embedded systems. Power and performance are the main concerns beside others. Pre-silicon analysis of power and performance in today’s complex embedded designs is a big challenge. Although RTL (Register-Transfer Level) models are...
Main Author: | Parham Haririan |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-01-01
|
Series: | Computers |
Subjects: | |
Online Access: | https://www.mdpi.com/2073-431X/9/1/2 |
Similar Items
-
DV-DVFS: merging data variety and DVFS technique to manage the energy consumption of big data processing
by: Hossein Ahmadvand, et al.
Published: (2021-03-01) -
Software and DVFS Tuning for Performance and Energy-Efficiency on Intel KNL Processors
by: Enrico Calore, et al.
Published: (2018-06-01) -
CPU-GPU-Memory DVFS for Power-Efficient MPSoC in Mobile Cyber Physical Systems
by: Somdip Dey, et al.
Published: (2022-03-01) -
Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices
by: Arkan Alkamil, et al.
Published: (2020-01-01) -
Energy-Aware Virtual Machine Allocation in DVFS-Enabled Cloud Data Centers
by: Javad Masoudi, et al.
Published: (2022-01-01)