Area-Time Efficient Two-Dimensional Reconfigurable Integer DCT Architecture for HEVC

In this paper, we present area-time efficient reconfigurable architectures for the implementation of the integer discrete cosine transform (DCT), which supports all the transform lengths to be used in High Efficiency Video Coding (HEVC). We propose three 1D reconfigurable architectures that can be c...

Full description

Bibliographic Details
Main Authors: Pramod Kumar Meher, Siew-Kei Lam, Thambipillai Srikanthan, Dong Hwan Kim, Sang Yoon Park
Format: Article
Language:English
Published: MDPI AG 2021-03-01
Series:Electronics
Subjects:
Online Access:https://www.mdpi.com/2079-9292/10/5/603

Similar Items