Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits
With the popularization of broadcasting networks, telecommunication networks, and Internet triple play services, broadband requirements have been proposed for transceivers in wireless communication systems. Frequency source is an important part of the RF transceiver, which is usually chosen as the s...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2018-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/8329977/ |
| _version_ | 1818617862637486080 |
|---|---|
| author | Zhang Weijia |
| author_facet | Zhang Weijia |
| author_sort | Zhang Weijia |
| collection | DOAJ |
| description | With the popularization of broadcasting networks, telecommunication networks, and Internet triple play services, broadband requirements have been proposed for transceivers in wireless communication systems. Frequency source is an important part of the RF transceiver, which is usually chosen as the source of the transceiver frequency reference source. Therefore, the development of ultra-wideband, high stability, low phase noise, and low spurious performance of the frequency synthesizer is of great significance. This paper firstly analyzed the transmission process of noise in phase-locked loop by establishing a linear mathematical model of phase locking loop (PLL), and then studied the main factors affecting the phase noise and spurious performance in the application design. In order to meet the demand of triple-miniaturized RF front end, an integrated phase-locked chip is used to design a frequency synthesizer, where the output frequency of the two channels ranges from 137.5 MHz to 4.4 GHz. In order to meet the engineering application requirements, the frequency synthesizer is designed with a host computer to achieve the programmable control of the output frequency and output power. Finally, the optimized design of a wideband frequency synthesizer is provided to make up for the lack of performance of the integrated phase-locked chip design, of which the output frequency range is 31.25 MHz ~8 GHz, including basic PLL module circuit, power control module circuit, and frequency expansion module circuit. |
| first_indexed | 2024-12-16T17:12:26Z |
| format | Article |
| id | doaj.art-a47e2a86a45c4bf687870ed68dc85cfa |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-12-16T17:12:26Z |
| publishDate | 2018-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-a47e2a86a45c4bf687870ed68dc85cfa2022-12-21T22:23:22ZengIEEEIEEE Access2169-35362018-01-016234442345510.1109/ACCESS.2018.28226998329977Research on High Performance Frequency Synthesizer in Radio Frequency Integrated CircuitsZhang Weijia0https://orcid.org/0000-0002-8025-8671College of Electronic Information and Automation, Tianjin University of Science and Technology, Tianjin, ChinaWith the popularization of broadcasting networks, telecommunication networks, and Internet triple play services, broadband requirements have been proposed for transceivers in wireless communication systems. Frequency source is an important part of the RF transceiver, which is usually chosen as the source of the transceiver frequency reference source. Therefore, the development of ultra-wideband, high stability, low phase noise, and low spurious performance of the frequency synthesizer is of great significance. This paper firstly analyzed the transmission process of noise in phase-locked loop by establishing a linear mathematical model of phase locking loop (PLL), and then studied the main factors affecting the phase noise and spurious performance in the application design. In order to meet the demand of triple-miniaturized RF front end, an integrated phase-locked chip is used to design a frequency synthesizer, where the output frequency of the two channels ranges from 137.5 MHz to 4.4 GHz. In order to meet the engineering application requirements, the frequency synthesizer is designed with a host computer to achieve the programmable control of the output frequency and output power. Finally, the optimized design of a wideband frequency synthesizer is provided to make up for the lack of performance of the integrated phase-locked chip design, of which the output frequency range is 31.25 MHz ~8 GHz, including basic PLL module circuit, power control module circuit, and frequency expansion module circuit.https://ieeexplore.ieee.org/document/8329977/Wideband frequency synthesizerPLL (phase locking loop)radio frequency integrated circuits |
| spellingShingle | Zhang Weijia Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits IEEE Access Wideband frequency synthesizer PLL (phase locking loop) radio frequency integrated circuits |
| title | Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits |
| title_full | Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits |
| title_fullStr | Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits |
| title_full_unstemmed | Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits |
| title_short | Research on High Performance Frequency Synthesizer in Radio Frequency Integrated Circuits |
| title_sort | research on high performance frequency synthesizer in radio frequency integrated circuits |
| topic | Wideband frequency synthesizer PLL (phase locking loop) radio frequency integrated circuits |
| url | https://ieeexplore.ieee.org/document/8329977/ |
| work_keys_str_mv | AT zhangweijia researchonhighperformancefrequencysynthesizerinradiofrequencyintegratedcircuits |