A Generalized Block-Matrix Circuit for Closed-Loop Analog In-Memory Computing
Matrix-based computing is ubiquitous in an increasing number of present-day machine learning applications such as neural networks, regression, and 5G communications. Conventional systems based on von-Neumann architecture are limited by the energy and latency bottleneck induced by the physical separa...
Main Authors: | Piergiulio Mannocci, Daniele Ielmini |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10097860/ |
Similar Items
-
Forming‐Free Resistive Switching Memory Crosspoint Arrays for In‐Memory Machine Learning
by: Saverio Ricci, et al.
Published: (2022-08-01) -
Device and Circuit Architectures for In‐Memory Computing
by: Daniele Ielmini, et al.
Published: (2020-07-01) -
Benchmarking In-Memory Computing Architectures
by: Naresh R. Shanbhag, et al.
Published: (2022-01-01) -
Second-order associative memory circuit hardware implemented by the evolution from battery-like capacitance to resistive switching memory
by: Guangdong Zhou, et al.
Published: (2022-10-01) -
Analysis of Linear Block Codes as Sources with Memory
by: ZAHARIA, G., et al.
Published: (2010-11-01)