Intermittent-Aware Design Exploration of Systolic Array Using Various Non-Volatile Memory: A Comparative Study

Intermittent-Aware Design Exploration of Systolic Array Using Various Non-Volatile Memory: A Comparative Study

This paper conducts a comprehensive study on intermittent computing within IoT environments, emphasizing the interplay between different dataflows—row, weight, and output—and a variety of non-volatile memory technologies. We then delve into the architectural optimization of these systems using a spa...

Full description

Bibliographic Details
Main Authors:	Nedasadat Taheri, Sepehr Tabrizchi, Arman Roohi
Format:	Article
Language:	English
Published:	MDPI AG 2024-02-01
Series:	Micromachines
Subjects:	intermittent computing systolic array non-volatile memory accelerator
Online Access:	https://www.mdpi.com/2072-666X/15/3/343

Similar Items

A Fine-Grained Modeling Approach for Systolic Array-Based Accelerator
by: Yuhang Li, et al.
Published: (2022-09-01)

High-Frequency Systolic Array-Based Transformer Accelerator on Field Programmable Gate Arrays
by: Yonghao Chen, et al.
Published: (2023-02-01)

Carry-Propagation-Adder-Factored Gemmini Systolic Array for Machine Learning Acceleration
by: Kashif Inayat, et al.
Published: (2021-03-01)

A systolic array for convolution /
by: 348222 Harun Ismail, et al.

VLSI architectures for dynamic time warping using systolic arrays /
by: 318625 Jutand, F., et al.

Power-Intent Systolic Array Using Modified Parallel Multiplier for Machine Learning Acceleration
by: Kashif Inayat, et al.
Published: (2023-04-01)

SYSTOLIC ARRAY FOR REALIZATION OF DISCRETE WAVELET TRANSFORM
by: Waleed A. Mahmoud, et al.
Published: (2007-06-01)

Implementation of full systolic-array architecture on FPGA for image filtering application /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015)

Implementation of full systolic-array architecture on FPGA for image filtering application [electronic resource] /
by: Tew, Yan Fen, 1991-, et al.
Published: (2015)

A Systolic Accelerator for Neuromorphic Visual Recognition
by: Shuo Tian, et al.
Published: (2020-10-01)

Test Architecture for Systolic Array of Edge-Based AI Accelerator
by: Umair Saeed Solangi, et al.
Published: (2021-01-01)

Integration of Single-Port Memory (ISPM) for Multiprecision Computation in Systolic-Array-Based Accelerators
by: Renyu Yang, et al.
Published: (2022-05-01)

Implementation of Autoencoders with Systolic Arrays through OpenCL
by: Rafael Gadea-Gironés, et al.
Published: (2021-01-01)

Design of Linear Systolic Arrays for Matrix Multiplication
by: MILOVANOVIC, E. I., et al.
Published: (2014-02-01)

Hardware acceleration of 2D convolution using systolic array /
by: Wong, Xue Yuan, 1991-, author, et al.
Published: (2015)

SYSTOLIC ARRAY ARCHITECTURES FOR DISCRETE WAVELET TRANSFORM: A SURVEY
by: G. Nagendra Babu, et al.
Published: (2014-11-01)

Designing a Novel Reversible Systolic Array Using QCA
by: Mohammad Mahdi Abdollahi, et al.
Published: (2017-11-01)

Hardware acceleration of 2D convolution using systolic array [electronic resource] /
by: Wong, Xue Yuan, 1991-, author
Published: (2015)

Memory Efficient High Speed Systolic Array Architecture Design with Multiplexed Distributed Arithmetic for 2D DTCWT Computation on FPGA
by: Poornima B., et al.
Published: (2019-12-01)

The effect of sequential intermittent pneumatic compression of foot and calf on popliteal artery mean systolic blood flow in patients with intermittent claudication
by: Daphne Anthonysamy, et al.
Published: (2012-10-01)

SAPTM: Towards High-Throughput Per-Flow Traffic Measurement with a Systolic Array-Like Architecture on FPGA
by: Qixuan Cheng, et al.
Published: (2020-07-01)

FPGA-Based Chaotic Image Encryption Using Systolic Arrays
by: Furkan Ciylan, et al.
Published: (2023-06-01)

A New Systolic Array Algorithm and Architecture for the VLSI Implementation of IDST Based on a Pseudo-Band Correlation Structure
by: CHIPER, D. F., et al.
Published: (2017-02-01)

Based on linear systolic array for convolutional neural network’s calculation optimization and performance analysis
by: Qinrang LIU,Chongyang LIU,Jun ZHOU,Xiaolong WANG
Published: (2018-12-01)

Hardware acceleration of the novel two dimensional Burrows‐Wheeler Aligner algorithm with maximal exact matches seed extension kernel
by: Mahdi Taheri, et al.
Published: (2021-03-01)

An Energy-Efficient Convolutional Neural Network Processor Architecture Based on a Systolic Array
by: Chen Zhang, et al.
Published: (2022-12-01)

An Overview of Systolic Arrays for Forward and Inverse Discrete Sine Transforms and Their Exploitation in View of an Improved Approach
by: Doru Florin Chiper, et al.
Published: (2022-08-01)

Low-complexity systolic array structure for field multiplication in resource-constrained IoT nodes
by: Atef Ibrahim
Published: (2023-10-01)

New Systolic Array Algorithms and VLSI Architectures for 1-D MDST
by: Doru Florin Chiper, et al.
Published: (2023-07-01)

Deep Learning Accelerators’ Configuration Space Exploration Effect on Performance and Resource Utilization: A Gemmini Case Study
by: Dennis Agyemanh Nana Gookyi, et al.
Published: (2023-02-01)

Ocelli: Efficient Processing-in-Pixel Array Enabling Edge Inference of Ternary Neural Networks
by: Sepehr Tabrizchi, et al.
Published: (2022-10-01)

A VLSI computing structure array processor /
by: Loh, Sun Meng, author, et al.
Published: (1993)

FPGA-Based Configurable Systolic Architecture for Window-Based Image Processing
by: Torres-Huitzil César, et al.
Published: (2005-01-01)

A Low-Power Area-Efficient Precision Scalable Multiplier with an Input Vector Systolic Structure
by: Xiqin Tang, et al.
Published: (2022-08-01)

An FPGA-Based LSTM Acceleration Engine for Deep Learning Frameworks
by: Dazhong He, et al.
Published: (2021-03-01)

Efficient Homomorphic Encryption Accelerator With Integrated PRNG Using Low-Cost FPGA
by: Infall Syafalni, et al.
Published: (2022-01-01)

ASSESSMENT OF SYSTOLIC FUNCTION AND DYSSYNCHRONY PARAMETERS IN PATIENTS WITH MYOCARDIAL INFARCTION
by: N. A. Yaroshchuk, et al.
Published: (2012-08-01)

SAVector: Vectored Systolic Arrays
by: Sangun Choi, et al.
Published: (2024-01-01)

Isolated systolic hypertension in very elderly
by: Meenaxi Sharda
Published: (2022-01-01)

The end-systolic wall stress/end-systolic volume index ratio for systolic function in anatolian shepherd dogs with stage b2 degenerative mitral valve disease
by: Kürşad TURGUT, et al.
Published: (2019-09-01)