Design of LBT transform controller based on FPGA′s timing structure
For the lapped bi-orthogonal transform(LBT) in JPEG XR encoding algorithm, the traditional implement method is always using linear lift structure which has no timing constraint, and it could cause some problems such as metastable state, uncontrolled code flow. Therefore, a LBT transform controller b...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
National Computer System Engineering Research Institute of China
2019-02-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000097438 |
| _version_ | 1818620035881500672 |
|---|---|
| author | Gu Zeling Yang Mingyuan Ding Honghui Heng Yan |
| author_facet | Gu Zeling Yang Mingyuan Ding Honghui Heng Yan |
| author_sort | Gu Zeling |
| collection | DOAJ |
| description | For the lapped bi-orthogonal transform(LBT) in JPEG XR encoding algorithm, the traditional implement method is always using linear lift structure which has no timing constraint, and it could cause some problems such as metastable state, uncontrolled code flow. Therefore, a LBT transform controller based on FPGA′s timing structure has been designed. In this design, mixed state machines is used to make the LBT transform operators to be data dealing modules that are timing-controlling-structure. The data dealing modules communicates with front and back controlling modules through handshake signals, and processes data according to relevant instructions. Single RAM cycle structure is used in the design, so that it can save FPGA internal storage space. The channels between each controlling modules and RAM are switched via channel chooser. Each controlling module computes addresses of image data in real time and reads or writes the RAM crossways on the basis of the feedback instructions of data dealing modules. Experimental results show that the controller has realized FPGA timing constraint on LBT transform, and the images processed by it are almost same to the results on MATLAB. This design has achieved desired goals. |
| first_indexed | 2024-12-16T17:46:59Z |
| format | Article |
| id | doaj.art-a6fb24e39dcf41c2876ed68c7ee741ab |
| institution | Directory Open Access Journal |
| issn | 0258-7998 |
| language | zho |
| last_indexed | 2024-12-16T17:46:59Z |
| publishDate | 2019-02-01 |
| publisher | National Computer System Engineering Research Institute of China |
| record_format | Article |
| series | Dianzi Jishu Yingyong |
| spelling | doaj.art-a6fb24e39dcf41c2876ed68c7ee741ab2022-12-21T22:22:26ZzhoNational Computer System Engineering Research Institute of ChinaDianzi Jishu Yingyong0258-79982019-02-01452454910.16157/j.issn.0258-7998.1827033000097438Design of LBT transform controller based on FPGA′s timing structureGu Zeling0Yang Mingyuan1Ding Honghui2Heng Yan3The Institute of Shanghai Radio Equipment，Shanghai 200090，ChinaThe Institute of Shanghai Radio Equipment，Shanghai 200090，ChinaThe Institute of Shanghai Radio Equipment，Shanghai 200090，ChinaThe Institute of Shanghai Radio Equipment，Shanghai 200090，ChinaFor the lapped bi-orthogonal transform(LBT) in JPEG XR encoding algorithm, the traditional implement method is always using linear lift structure which has no timing constraint, and it could cause some problems such as metastable state, uncontrolled code flow. Therefore, a LBT transform controller based on FPGA′s timing structure has been designed. In this design, mixed state machines is used to make the LBT transform operators to be data dealing modules that are timing-controlling-structure. The data dealing modules communicates with front and back controlling modules through handshake signals, and processes data according to relevant instructions. Single RAM cycle structure is used in the design, so that it can save FPGA internal storage space. The channels between each controlling modules and RAM are switched via channel chooser. Each controlling module computes addresses of image data in real time and reads or writes the RAM crossways on the basis of the feedback instructions of data dealing modules. Experimental results show that the controller has realized FPGA timing constraint on LBT transform, and the images processed by it are almost same to the results on MATLAB. This design has achieved desired goals.http://www.chinaaet.com/article/3000097438JPEG XRLBTFPGAmixed state machinecycle structure |
| spellingShingle | Gu Zeling Yang Mingyuan Ding Honghui Heng Yan Design of LBT transform controller based on FPGA′s timing structure Dianzi Jishu Yingyong JPEG XR LBT FPGA mixed state machine cycle structure |
| title | Design of LBT transform controller based on FPGA′s timing structure |
| title_full | Design of LBT transform controller based on FPGA′s timing structure |
| title_fullStr | Design of LBT transform controller based on FPGA′s timing structure |
| title_full_unstemmed | Design of LBT transform controller based on FPGA′s timing structure |
| title_short | Design of LBT transform controller based on FPGA′s timing structure |
| title_sort | design of lbt transform controller based on fpga s timing structure |
| topic | JPEG XR LBT FPGA mixed state machine cycle structure |
| url | http://www.chinaaet.com/article/3000097438 |
| work_keys_str_mv | AT guzeling designoflbttransformcontrollerbasedonfpgastimingstructure AT yangmingyuan designoflbttransformcontrollerbasedonfpgastimingstructure AT dinghonghui designoflbttransformcontrollerbasedonfpgastimingstructure AT hengyan designoflbttransformcontrollerbasedonfpgastimingstructure |