Design and Implementation of a High Resolution Two Counter Digital Pulse Width Modulation
This paper presents a high resolution Digital Pulse Width Modulation "DPWM" for thevoltage regulator application. The PWM signal is generated by using two fast clockcounters. In this approach, the pulse width is combined from two parts depending on twocounter schemes. MSBs of the DPWM gene...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Unviversity of Technology- Iraq
2009-05-01
|
| Series: | Engineering and Technology Journal |
| Subjects: | |
| Online Access: | https://etj.uotechnology.edu.iq/article_35629_83f260c8a9bb9672c9075113b3bc9436.pdf |
| Summary: | This paper presents a high resolution Digital Pulse Width Modulation "DPWM" for thevoltage regulator application. The PWM signal is generated by using two fast clockcounters. In this approach, the pulse width is combined from two parts depending on twocounter schemes. MSBs of the DPWM generates first part of pulse that achieved by a firstcounter-phase comparator scheme, and the LSBs of the DPWM generates second part ofpulse that obtained through a second counter- phase comparator scheme. The resolution ofpresent pulse width depends on the resolution of second counter.The developed pulse width modulator has high precision, good linearity, and wide dutycycle range. Further, it can be flexibly reconfigured for multi-phase PWM operation with norestriction on duty cycle range. In this work, a 714 kHz switching frequency DPWM modulewith 9- bit resolution is tested by simulation program |
|---|---|
| ISSN: | 1681-6900 2412-0758 |