Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers
The complexity of embedded devices increases as today's applications request always more services. However, the power consumption of systems-on-chip has significantly increased due to the high-density integration and the high leakage power of current CMOS transistors. To address these issues, e...
Main Authors: | Guillaume Patrigeon, Pascal Benoit, Lionel Torres, Sophiane Senni, Guillaume Prenat, Gregory Di Pendina |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8712545/ |
Similar Items
-
Multi-Retention STT-MRAM Architectures for IoT: Evaluating the Impact of Retention Levels and Memory Mapping Schemes
by: Belal Jahannia, et al.
Published: (2024-01-01) -
Comparison of Total Ionizing Dose Effects in 22-nm and 28-nm FD SOI Technologies
by: Zongru Li, et al.
Published: (2022-06-01) -
SIMPLY+: A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing
by: Tatiana Moposita, et al.
Published: (2023-01-01) -
High Performance MRAM with Spin-Transfer-Torque and Voltage-Controlled Magnetic Anisotropy Effects
by: Hao Cai, et al.
Published: (2017-09-01) -
A Broadband Millimeter-Wave 5G Low Noise Amplifier Design in 22 nm Fully Depleted Silicon-on-Insulator (FD-SOI) CMOS
by: Liang-Wei Ouyang, et al.
Published: (2024-04-01)