Row-Wise Product-Based Sparse Matrix Multiplication Hardware Accelerator With Optimal Load Balancing
Matrix multiplication is a main computation kernel of emerging workloads, such as deep neural networks and graph analytics. These workloads often exhibit high sparsity in data, which means a large portion of the elements in the data are zero-valued elements. Though systolic arrays have shown a signi...
Main Authors: | Jong Hun Lee, Beomjin Park, Joonho Kong, Arslan Munir |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9798812/ |
Similar Items
-
Hardware Acceleration of Large-Scale CMOS Invertible Logic Based on Sparse Hamiltonian Matrices
by: Naoya Onizawa, et al.
Published: (2021-01-01) -
CGAcc: A Compressed Sparse Row Representation-Based BFS Graph Traversal Accelerator on Hybrid Memory Cube
by: Cheng Qian, et al.
Published: (2018-11-01) -
Accelerating CPU-Based Sparse General Matrix Multiplication With Binary Row Merging
by: Zhaoyang Du, et al.
Published: (2022-01-01) -
Acceleration of Sparse Matrix-Vector Multiplication by Region Traversal
by: I. Šimeček
Published: (2008-01-01) -
CSR STORAGE METHOD OF EXTENDED FINITE ELEMENT STIFFNESS MATRIX
by: LIU YaoXi, et al.
Published: (2019-01-01)