Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation
Abstract Information security is essential to ensure security of exchanged sensitive data in resource‐constrained devices (RCDs) because they are used widely in the Internet of things (IoT). The implementation of special ciphers is required in these RCDs, as they have many limitations and constraint...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Hindawi-IET
2021-03-01
|
| Series: | IET Circuits, Devices and Systems |
| Subjects: | |
| Online Access: | https://doi.org/10.1049/cds2.12011 |
| _version_ | 1797422867130875904 |
|---|---|
| author | Sa'ed Abed Reem Jaffal Bassam Jamil Mohd Mohammad Alshayeji |
| author_facet | Sa'ed Abed Reem Jaffal Bassam Jamil Mohd Mohammad Alshayeji |
| author_sort | Sa'ed Abed |
| collection | DOAJ |
| description | Abstract Information security is essential to ensure security of exchanged sensitive data in resource‐constrained devices (RCDs) because they are used widely in the Internet of things (IoT). The implementation of special ciphers is required in these RCDs, as they have many limitations and constraints, such as low power/energy dissipation, and require low hardware resources. The SM4 cipher is one of the common block ciphers, which can be easily implemented and offers a high level of security. The objective of this study is to determine the optimum field‐programmable gate array (FPGA) design for SM4 to facilitate reconfiguring the FPGA with an optimum design during operation. Various FPGA design options for SM4 ciphers are examined, and the performance metrics are modeled: power, energy, area, and speed. Scalar and pipelined designs with one or multiple hardware rounds are considered without altering the cipher algorithm. The results show that the best scalar implementation utilises less resources than the pipelined implementations by 7%. Alternatively, pipelined implementations perform better regarding speed and energy dissipation by 10 times and 40% of the scalar implementation, respectively. The pipeline implementations with eight or 16 rounds are optimum for continuous streams of data, and the two‐round design is the optimum design across ciphers. |
| first_indexed | 2024-03-09T07:39:37Z |
| format | Article |
| id | doaj.art-ae1e23d4b2dc4d709aa1e454d10e02b1 |
| institution | Directory Open Access Journal |
| issn | 1751-858X 1751-8598 |
| language | English |
| last_indexed | 2024-03-09T07:39:37Z |
| publishDate | 2021-03-01 |
| publisher | Hindawi-IET |
| record_format | Article |
| series | IET Circuits, Devices and Systems |
| spelling | doaj.art-ae1e23d4b2dc4d709aa1e454d10e02b12023-12-03T05:11:19ZengHindawi-IETIET Circuits, Devices and Systems1751-858X1751-85982021-03-0115212113510.1049/cds2.12011Performance evaluation of the SM4 cipher based on field‐programmable gate array implementationSa'ed Abed0Reem Jaffal1Bassam Jamil Mohd2Mohammad Alshayeji3Department of Computer Engineering Kuwait University Kuwait City KuwaitDepartment of Computer Engineering Kuwait University Kuwait City KuwaitDepartment of Computer Engineering The Hashemite University Zarqa JordanDepartment of Computer Engineering Kuwait University Kuwait City KuwaitAbstract Information security is essential to ensure security of exchanged sensitive data in resource‐constrained devices (RCDs) because they are used widely in the Internet of things (IoT). The implementation of special ciphers is required in these RCDs, as they have many limitations and constraints, such as low power/energy dissipation, and require low hardware resources. The SM4 cipher is one of the common block ciphers, which can be easily implemented and offers a high level of security. The objective of this study is to determine the optimum field‐programmable gate array (FPGA) design for SM4 to facilitate reconfiguring the FPGA with an optimum design during operation. Various FPGA design options for SM4 ciphers are examined, and the performance metrics are modeled: power, energy, area, and speed. Scalar and pipelined designs with one or multiple hardware rounds are considered without altering the cipher algorithm. The results show that the best scalar implementation utilises less resources than the pipelined implementations by 7%. Alternatively, pipelined implementations perform better regarding speed and energy dissipation by 10 times and 40% of the scalar implementation, respectively. The pipeline implementations with eight or 16 rounds are optimum for continuous streams of data, and the two‐round design is the optimum design across ciphers.https://doi.org/10.1049/cds2.12011cryptographyfield programmable gate arrayssecurity of dataInternet of Things |
| spellingShingle | Sa'ed Abed Reem Jaffal Bassam Jamil Mohd Mohammad Alshayeji Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation IET Circuits, Devices and Systems cryptography field programmable gate arrays security of data Internet of Things |
| title | Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation |
| title_full | Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation |
| title_fullStr | Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation |
| title_full_unstemmed | Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation |
| title_short | Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation |
| title_sort | performance evaluation of the sm4 cipher based on field programmable gate array implementation |
| topic | cryptography field programmable gate arrays security of data Internet of Things |
| url | https://doi.org/10.1049/cds2.12011 |
| work_keys_str_mv | AT saedabed performanceevaluationofthesm4cipherbasedonfieldprogrammablegatearrayimplementation AT reemjaffal performanceevaluationofthesm4cipherbasedonfieldprogrammablegatearrayimplementation AT bassamjamilmohd performanceevaluationofthesm4cipherbasedonfieldprogrammablegatearrayimplementation AT mohammadalshayeji performanceevaluationofthesm4cipherbasedonfieldprogrammablegatearrayimplementation |