An analog‐to‐digital converter calibration algorithm with clock jitter compensation based on bidirectional long‐short‐time‐memory

An analog‐to‐digital converter calibration algorithm with clock jitter compensation based on bidirectional long‐short‐time‐memory

Abstract This letter proposes a bidirectional long‐short‐time‐memory (bi‐LSTM)‐based analog‐to‐digital converter (ADC) background calibration method with a clock jitter compensation function. Different from traditional calibration algorithms, the proposed algorithm utilizes the sequence property of...

Full description

Bibliographic Details
Main Authors:	Jialong Zeng, Jiangpeng Wan, Dongxu Chen, Xudong Yang, Zhongjun Yu
Format:	Article
Language:	English
Published:	Wiley 2022-09-01
Series:	Electronics Letters
Online Access:	https://doi.org/10.1049/ell2.12598

Similar Items

High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008)

Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009)

Relative Jitter Measurement Methodology and Comparison of Clocking Resources Jitter in Artix 7 FPGA
by: Andrzej A. Wojciechowski, et al.
Published: (2023-10-01)

Design Methodologies for Low-Jitter CMOS Clock Distribution
by: Xunjun Mo, et al.
Published: (2021-01-01)

Asynchronous data-dependent jitter compensation
by: Price, Michael, Ph. D. (Michael R.). Massachusetts Institute of Technology
Published: (2010)

A Fast Lock-In Time, Capacitive FIR-Filter-Based Clock Multiplier with Input Clock Jitter Reduction
by: Zhaoquan Zeng, et al.
Published: (2023-03-01)

Phase Interpolator-Based Clock and Data Recovery With Jitter Optimization
by: George Souliotis, et al.
Published: (2023-01-01)

Analysis and characterization of random skew and jitter in a novel clock network
by: Gutnik, Vadim
Published: (2014)

A Continuous-Time Pipeline ADC with Reduced Sensitivity to Clock Jitter
by: Mittal, Rishabh
Published: (2023)

Jitter analysis of polyphase filter-based multiphase clock in frequency multiplier
by: Yin, Jee Khoi, et al.
Published: (2013)

A clock-based analog memory element for integrated circuits
by: O'Halloran, Micah G. (Micah Galletta), 1978-
Published: (2014)

The design of calibration circuit for analog-to-digital converter (ADC).
by: S. Mohideen Ali , Mohammad Ariff
Published: (2016)

Jitter compensation in sampling via polynomial least squares estimation
by: Weller, Daniel Stuart, et al.
Published: (2012)

Clock Frequency Optimization of a Compensated Spread-Spectrum Controller in Buck Converters
by: Jurica Kundrata, et al.
Published: (2024-01-01)

A Low Jitter, Wideband Clock Generator for Multi-Protocol Data Communications Applications
by: Yingdan Jiang, et al.
Published: (2023-07-01)

A low-skew, low jitter receiver circuit for on-chip optical clock distribution
by: Drego, Nigel Anthony, 1980-
Published: (2014)

Bidirectional, Analog Current Source Benchmarked with Gray Molasses-Assisted Stray Magnetic Field Compensation
by: Jakub Dobosz, et al.
Published: (2021-11-01)

Blind calibration of timing skew in time-interleaved analog-to-digital converters
by: Divi, Vijay, et al.
Published: (2010)

A dither‐less bit weight digital background calibration for bridge capacitor digital‐to‐analog converter successive approximation register analog‐to‐digital converters
by: Soohoon Lee, et al.
Published: (2022-09-01)

Characterization of analog and digital control loops for bidirectional buck–boost converter using PID/PIDN algorithms
by: V. Viswanatha, et al.
Published: (2020-04-01)

A Low-Jitter Polyphase-Filter-Based frequency multiplier with phase error calibration
by: Yin, J. K., et al.
Published: (2010)

JOB JITTERS
by: Frayn, K
Published: (1983)

Dating jitters
by: Tay, Ashley Rui Yi
Published: (2018)

Dating jitters
by: Lim, N. D.
Published: (2018)

Temperature-Compensated Clock Skew Adjustment
by: Joaquín Olivares, et al.
Published: (2013-08-01)

Digital self-calibration techniques for high-accuracy, high speed analog-to-digital converters
by: Karanicolas, Andrew N. (Andrew Nicholas)
Published: (2005)

A 16-bit, 100kS/s self-calibrating cyclic analog-to-digital converter
by: Guidry, Michael J. (Michael James), 1976-
Published: (2005)

It's about time: analog clock reading in the wild
by: Yang, C, et al.
Published: (2022)

Jitter and Jitter Self-Compton processes for GRB High-energy Emission
by: Jirong Mao
Published: (2013-09-01)

Time-interleaved analog-to-digital converter mismatch compensation using infinite impulse response filters
by: Xu, Saihua
Published: (2016)

Calibration of frequency response mismatches in time‐interleaved analog‐to‐digital converter based on adaptive method
by: Jingrui Xiang, et al.
Published: (2023-04-01)

Calibrating epigenetic clocks with training data error
by: Benjamin Mayne, et al.
Published: (2023-08-01)

FLIGHT : clock calibration using fluorescent lighting
by: Li, Zhenjiang, et al.
Published: (2013)

Demo : clock calibration using fluorescent lighting
by: Li, Zhenjiang, et al.
Published: (2013)

Nonlinear Impairment Compensation Using Transfer Learning-Assisted Convolutional Bidirectional Long Short-Term Memory Neural Network for Coherent Optical Communication Systems
by: Xueyuan Luo, et al.
Published: (2022-11-01)

A Novel Real-Time Processing Wideband Waveform Generator of Airborne Synthetic Aperture Radar
by: Dongxu Chen, et al.
Published: (2024-01-01)

SPRATAMA MODEL FOR INDONESIAN PARAPHRASE DETECTION USING BIDIRECTIONAL LONG SHORT-TERM MEMORY AND BIDIRECTIONAL GATED RECURRENT UNIT
by: Titin Siswantining, et al.
Published: (2023-04-01)

A Tunable Foreground Self-Calibration Scheme for Split Successive-Approximation Register Analog-to-Digital Converter
by: Joonsung Park, et al.
Published: (2024-02-01)

Bidirectional Long Short-Term Memory (Bi-LSTM) Hourly Energy Forecasting
by: Wibawa Aji Prasetya, et al.
Published: (2024-01-01)

Bidirectional three phase power converter
by: Alias, A., et al.
Published: (2011)