An analog‐to‐digital converter calibration algorithm with clock jitter compensation based on bidirectional long‐short‐time‐memory
Abstract This letter proposes a bidirectional long‐short‐time‐memory (bi‐LSTM)‐based analog‐to‐digital converter (ADC) background calibration method with a clock jitter compensation function. Different from traditional calibration algorithms, the proposed algorithm utilizes the sequence property of...
Main Authors: | Jialong Zeng, Jiangpeng Wan, Dongxu Chen, Xudong Yang, Zhongjun Yu |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2022-09-01
|
Series: | Electronics Letters |
Online Access: | https://doi.org/10.1049/ell2.12598 |
Similar Items
-
High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008) -
Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009) -
Relative Jitter Measurement Methodology and Comparison of Clocking Resources Jitter in Artix 7 FPGA
by: Andrzej A. Wojciechowski, et al.
Published: (2023-10-01) -
JITTER OF SYNCHRONIZATION OF THE STROBOSCOPIC CONVERTER
by: V. P. Ruban
Published: (2016-03-01) -
Asynchronous data-dependent jitter compensation
by: Price, Michael, Ph. D. (Michael R.). Massachusetts Institute of Technology
Published: (2010)