An Advanced Compiler Designed for a VLIW DSP for Sensors-Based Systems
The VLIW architecture can be exploited to greatly enhance instruction level parallelism, thus it can provide computation power and energy efficiency advantages, which satisfies the requirements of future sensor-based systems. However, as VLIW codes are mainly compiled statically, the performance of...
Main Authors: | Hu He, Xu Yang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2012-04-01
|
Series: | Sensors |
Subjects: | |
Online Access: | http://www.mdpi.com/1424-8220/12/4/4466/ |
Similar Items
-
Aggressive Inlining for VLIW
by: A. . Ermolitckii, et al.
Published: (2018-10-01) -
A Parallelizing Compiler Based on Partial Evaluation
by: Surati, Rajeev
Published: (2004) -
Multimedia Terminal System-on-Chip Design and Simulation
by: Barbieri Ivano, et al.
Published: (2005-01-01) -
Design of Deep Learning VLIW Processor for Image Recognition
Published: (2020-02-01) -
CDSP: A Solution for Privacy and Security of Multimedia Information Processing in Industrial Big Data and Internet of Things
by: Xu Yang, et al.
Published: (2019-01-01)