Balancing the Leakage Currents in Nanometer CMOS Logic—A Challenging Goal
The imbalance of the currents leaked by CMOS standard cells when different logic values are applied to their inputs can be exploited as a side channel to recover the secrets of cryptographic implementations. Traditional side-channel countermeasures, primarily designed to thwart the dynamic leakage b...
Main Authors: | Bijan Fadaeinia, Thorben Moos, Amir Moradi |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-08-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/11/15/7143 |
Similar Items
-
DL-LA: Deep Learning Leakage Assessment
by: Thorben Moos, et al.
Published: (2021-07-01) -
Leakage in nanometer CMOS technologies /
by: Narendra, Siva G. (Siva Gurusami), 1971-, et al.
Published: (2006) -
An Efficiency–Accuracy Balanced Power Leakage Evaluation Framework Utilizing Principal Component Analysis and Test Vector Leakage Assessment
by: Zhen Zheng, et al.
Published: (2022-12-01) -
A Survey of Side-Channel Leakage Assessment
by: Yaru Wang, et al.
Published: (2023-08-01) -
Leakage-Resilient Certificateless Signcryption Scheme Under a Continual Leakage Model
by: Tung-Tso Tsai, et al.
Published: (2023-01-01)