An 8T SRAM Array with Configurable Word Lines for In-Memory Computing Operation
In-memory computing (IMC) has been widely accepted to be an effective method to improve energy efficiency. To realize IMC, operands in static random-access memory (SRAM) are stored in columns, which contradicts SRAM write patterns and requires additional data movement. In this paper, an 8T SRAM arra...
Main Authors: | Jin Zhang, Zhiting Lin, Xiulong Wu, Chunyu Peng, Wenjuan Lu, Qiang Zhao, Junning Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/3/300 |
Similar Items
-
Resistive switching in p-type nickel oxide/n-type indium gallium zinc oxide thin film heterojunction structure
by: Li, Huakai, et al.
Published: (2018) -
Computing In-Memory Design Based on Double Word Line and Double Threshold 4T SRAM
by: LIN Zhiting, NIU Jianchao+, WU Xiulong, PENG Chunyu
Published: (2021-11-01) -
Design of SRAM with CNFET based on ternary literal circuit
by: Kang Yaopeng, et al.
Published: (2018-03-01) -
An efficient ternary serial adder based on carbon nanotube FETs
by: Mohammad Hossein Moaiyeri, et al.
Published: (2016-03-01) -
Study of Bicycle Movements in Conflicts at Mixed Traffic Unsignalized Intersections
by: Ronghui Zhang, et al.
Published: (2017-01-01)