An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

The Discrete Zolotarev Transform (DZT) brings an improvement in the field of spectral analysis of non-stationary signals. However, the transformation algorithm called Approximated Discrete Zolotarev Transform (ADZT) suffers from high computational complexity. The Short Time ADZT (STADZT) requires hi...

Full description

Bibliographic Details
Main Authors:	J. Kubak, J. Stastny, P. Sovka
Format:	Article
Language:	English
Published:	Spolecnost pro radioelektronicke inzenyrstvi 2021-06-01
Series:	Radioengineering
Subjects:	discrete zolotarev transform (dzt) approximated discrete zolotarev transform (adzt) embedded hardware hardware-software co-design field programmable gate array (fpga) vhdl
Online Access:	https://www.radioeng.cz/fulltexts/2021/21_02_0364_0371.pdf

Similar Items

Evaluation of Computing Symmetrical Zolotarev Polynomials of the First Kind
by: J. Kubak, et al.
Published: (2017-09-01)

A Study of Parameters Setting of the STADZT
by: Václav Turoň
Published: (2012-01-01)

Efficient BinDCT hardware architecture exploration and implementation on FPGA
by: Abdessalem Ben Abdelali, et al.
Published: (2016-11-01)

Hardware implementation of cordic algorithm in VHDL /
by: 381484 Lim, Chee Leong
Published: (2002)

Architecture Design of 2-D Discrete Wavelet Transformation Algorithm using Field Programmable Gate Array (FPGA)
by: Maha Hasso, et al.
Published: (2014-07-01)

High throughput resource efficient reconfigurable interleaver for MIMO WLAN application
by: Bijoy Kumar Upadhyaya, et al.
Published: (2021-06-01)

High-Level Models for Transformation-Oriented Design of Hardware and Embedded Systems
by: DAMASEVICIUS, R., et al.
Published: (2008-06-01)

Real time digital alarm clock with microprogrammed control unit /
by: Mohd. Haidar Md. Hamzah, 1983-, et al.
Published: (2010)

Real time digital alarm clock with microprogrammed control unit [electronic resource] /
by: Mohd. Haidar Md. Hamzah, 1983-
Published: (2010)

Dynamic scheduler using tomasulo's algorithm for a 2-way superscalar processor [electronic resource] /
by: 399952 Khairul Hamimah Abas, et al.
Published: (2004)

FPGA implementation of 8-bit risc processor core using VHDL /
by: 259884 Mohd. Tahrizi Wan Zoolkifli
Published: (2002)

Synthesizable VHDL design for FPGAs /
by: Bezerra, Eduardo Augusto, et al.
Published: (c201)

Dynamic scheduler using tomasulo's algorithm for a 2-way superscalar processor /
by: 399952 Khairul Hamimah Abas, et al.
Published: (2004)

Hardware-friendly compression and hardware acceleration for transformer: A survey
by: Shizhen Huang, et al.
Published: (2022-08-01)

Temporal Accelerators: Unleashing the Potential of Embedded FPGAs
by: Christopher Cichiwskyj, et al.
Published: (2021-11-01)

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans Based on Evolvable Hardware
by: Zeyu Li, et al.
Published: (2022-06-01)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array /
by: Jeevan Sirkunan, 1989- author, et al.
Published: (2015)

Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array [electronic resource] /
by: Jeevan Sirkunan, 1989- author
Published: (2016)

Hardware design and simulation in VAL/VHDL /
by: Augustin, Larry M, 1962-
Published: (c199)

An Efficient Selection-Based kNN Architecture for Smart Embedded Hardware Accelerators
by: Hamoud Younes, et al.
Published: (2021-01-01)

Hardware-Based Run-Time Code Integrity in Embedded Devices
by: Taimour Wehbe, et al.
Published: (2018-08-01)

Implementation of instruction decoding logic using hardware and software /
by: Su, Chee Siong, 1982-, et al.
Published: (2010)

FPGA implementation of a sequential multiplier /
by: 375263 Tyah, Lain Shen
Published: (2006)

Computer hardware description languages and their applications /
by: IFIP WG 10.2 International Symposium on Computer Hardware Description Languages and their Applications (10th : 1991 : Marseille, France), et al.
Published: (1991)

Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
by: Moisés Arredondo-Velázquez, et al.
Published: (2022-12-01)

A FPGA implementation of a LMS adaptative algorithm for smart antenna arrays
by: Javier Alexander Castellanos Hernández, et al.
Published: (2016-07-01)

Implementation of instruction decoding logic using hardware and software [electrinic resource] /
by: Su, Chee Siong, 1982-
Published: (2010)

Digital System Design with FPGA : Implementation using Verilog and VHDL /
by: author, et al.
Published: (2017)

DESCRIPCIÓN MODULAR DE UN ESQUEMA DE CODIFICACIÓN CONCATENADO PARA CORRECCIÓN DE ERRORES CON PROGRAMACIÓN DE HARDWARE MODULAR DESIGN OF SCHEME CODING CONCATENATED FOR CORRECTION ERROR WITH PROGRAMMING OF HARDWARE
by: Cecilia E Sandoval Ruiz, et al.
Published: (2008-09-01)

Hardware implementation of blowfish algorithm /
by: 450095 Chong, Lai Soon
Published: (2002)

Investigating hardware acceleration for simulation of CFD quantum circuits
by: Youssef Moawad, et al.
Published: (2022-10-01)

Developing a visual model paradigm with hardware description language generation /
by: 409299 Lim, Sze Sian
Published: (2002)

Features of hardware implementation of quasi-continuous observation devices with discrete receivers
by: Oleksandr Maryliv, et al.
Published: (2022-02-01)

Transfer of Analogies in Traditional Programming Languages to Teaching VHDL
by: Ali Gülbağ, et al.
Published: (2022-08-01)

Hardware implementation of cordic algorithm in VHDL [microfilm] /
by: Lim, Chee Leong
Published: (2002)

Hardware implementation of blowfish algorithm using VHDL /
by: 408140 Arul Paniandi
Published: (2003)

FPGA prototyping by VHDL examples : Xilinx Spartan-3 version /
by: Chu, Pong P., 1959-
Published: (2008)

FPGA-Based HD Camera System for the Micropositioning of Biomedical Micro-Objects Using a Contactless Micro-Conveyor
by: Elmar Yusifli, et al.
Published: (2017-03-01)

FPGA-Based Hardware Accelerator Design and Implementation of Oil Palm Detection
by: YUAN Ming, CHAI Zhilei, GAN Lin
Published: (2021-02-01)

Bounds for the Rate of Convergence in the Generalized Rényi Theorem
by: Victor Korolev
Published: (2022-11-01)