Technology Mapping of Multi–Output Functions Leading to the Reduction of Dynamic Power Consumption in FPGAS
This article presents a synthesis strategy aimed at minimizing the dynamic power consumption of combinational circuits mapped in LUT blocks of FPGAs. The implemented circuits represent the mapping of multi-output functions. Properly selected multi-output functions are described using a new form of t...
Main Authors: | Opara Adam, Kubica Marcin |
---|---|
Format: | Article |
Language: | English |
Published: |
Sciendo
2023-06-01
|
Series: | International Journal of Applied Mathematics and Computer Science |
Subjects: | |
Online Access: | https://doi.org/10.34768/amcs-2023-0020 |
Similar Items
-
Decomposition Approaches for Power Reduction
by: Adam Opara, et al.
Published: (2023-01-01) -
Logic Synthesis Strategy Oriented to Low Power Optimization
by: Marcin Kubica, et al.
Published: (2021-09-01) -
Mapping Arbitrary Logic Functions onto Carry Chains in FPGAs
by: Raouf Senhadji-Navarro, et al.
Published: (2021-12-01) -
Transition Based Synthesis with Modular Encoding of Petri Nets into FPGAs
by: Arkadiusz Bukowiec, et al.
Published: (2014-01-01) -
Technology mapping oriented to adaptive logic modules
by: M. Kubica, et al.
Published: (2019-10-01)