Impact of Stacking-Up and Scaling-Down Bit Cells in 3D NAND on Their Threshold Voltages
Over the past few decades, NAND flash memory has advanced with exponentially-increasing bit growth. As bit cells in 3D NAND flash memory are stacked up and scaled down together, some potential challenges should be investigated. In order to reasonably predict those challenges, a TCAD (technology comp...
Main Authors: | Dongwoo Lee, Changhwan Shin |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-07-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/13/7/1139 |
Similar Items
-
Analytical Modeling of Threshold Voltage and Subthreshold Slope for 3-D NAND Flash Memory With a Non-Uniform Doping Profile
by: Amit Kumar, et al.
Published: (2023-01-01) -
Floating Filler (FF) in an Indium Gallium Zinc Oxide (IGZO) Channel Improves the Erase Performance of Vertical Channel NAND Flash with a Cell-on-Peri (COP) Structure
by: Seonjun Choi, et al.
Published: (2021-06-01) -
A Novel Structure and Operation Scheme of Vertical Channel NAND Flash with Ferroelectric Memory for Multi String Operations
by: Seonjun Choi, et al.
Published: (2020-12-01) -
3D NAND Flash Based on Planar Cells
by: Andrea Silvagni
Published: (2017-10-01) -
A New Read Scheme for Alleviating Cell-to-Cell Interference in Scaled-Down 3D NAND Flash Memory
by: Jae-Min Sim, et al.
Published: (2020-10-01)