Hardware emulation of quantum circuits based on Toffoli gates
This work presents the design of a hardware architecture for the emulation of quantum circuits based on Toffoli gates allowing the emulation of more than 50 qubits. The state of the system is obtained processing each basis state by means of the functions determined by the quantum gates for each qub...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Universidad de Antioquia
2014-05-01
|
| Series: | Revista Facultad de Ingeniería Universidad de Antioquia |
| Subjects: | |
| Online Access: | https://revistas.udea.edu.co/index.php/ingenieria/article/view/19660 |
| _version_ | 1797861782612606976 |
|---|---|
| author | Jaime Velasco-Medina Jorge E. Duarte-Sánchez |
| author_facet | Jaime Velasco-Medina Jorge E. Duarte-Sánchez |
| author_sort | Jaime Velasco-Medina |
| collection | DOAJ |
| description |
This work presents the design of a hardware architecture for the emulation of quantum circuits based on Toffoli gates allowing the emulation of more than 50 qubits. The state of the system is obtained processing each basis state by means of the functions determined by the quantum gates for each qubit; the time required to execute the emulation grows exponentially only with the number of qubits that are used to generate a superposition of states, but not with the total amount of qubits of the system as occurs when the conventional matrix representation is used. Additionally, an array of processing units was designed to decrease the execution time. The synthesis results allow concluding that 9.35 seconds are required to emulate the 8-bit modular exponentiation, which uses 48 qubits, 155,312 quantum gates and requires processing 131,072 basis states. Furthermore these results allow estimating that 256 processing units of 52 qubits can be implemented in the FPGA EP3C120F780I7.
|
| first_indexed | 2024-04-09T22:08:40Z |
| format | Article |
| id | doaj.art-bded841d2d03461181171abb4d6f5de2 |
| institution | Directory Open Access Journal |
| issn | 0120-6230 2422-2844 |
| language | English |
| last_indexed | 2024-04-09T22:08:40Z |
| publishDate | 2014-05-01 |
| publisher | Universidad de Antioquia |
| record_format | Article |
| series | Revista Facultad de Ingeniería Universidad de Antioquia |
| spelling | doaj.art-bded841d2d03461181171abb4d6f5de22023-03-23T12:32:18ZengUniversidad de AntioquiaRevista Facultad de Ingeniería Universidad de Antioquia0120-62302422-28442014-05-01717110.17533/udea.redin.19660Hardware emulation of quantum circuits based on Toffoli gatesJaime Velasco-Medina0Jorge E. Duarte-Sánchez1Valley UniversityValley University This work presents the design of a hardware architecture for the emulation of quantum circuits based on Toffoli gates allowing the emulation of more than 50 qubits. The state of the system is obtained processing each basis state by means of the functions determined by the quantum gates for each qubit; the time required to execute the emulation grows exponentially only with the number of qubits that are used to generate a superposition of states, but not with the total amount of qubits of the system as occurs when the conventional matrix representation is used. Additionally, an array of processing units was designed to decrease the execution time. The synthesis results allow concluding that 9.35 seconds are required to emulate the 8-bit modular exponentiation, which uses 48 qubits, 155,312 quantum gates and requires processing 131,072 basis states. Furthermore these results allow estimating that 256 processing units of 52 qubits can be implemented in the FPGA EP3C120F780I7. https://revistas.udea.edu.co/index.php/ingenieria/article/view/19660toffoli gateparallel processingemulationhardware implementationquantum computation |
| spellingShingle | Jaime Velasco-Medina Jorge E. Duarte-Sánchez Hardware emulation of quantum circuits based on Toffoli gates Revista Facultad de Ingeniería Universidad de Antioquia toffoli gate parallel processing emulation hardware implementation quantum computation |
| title | Hardware emulation of quantum circuits based on Toffoli gates |
| title_full | Hardware emulation of quantum circuits based on Toffoli gates |
| title_fullStr | Hardware emulation of quantum circuits based on Toffoli gates |
| title_full_unstemmed | Hardware emulation of quantum circuits based on Toffoli gates |
| title_short | Hardware emulation of quantum circuits based on Toffoli gates |
| title_sort | hardware emulation of quantum circuits based on toffoli gates |
| topic | toffoli gate parallel processing emulation hardware implementation quantum computation |
| url | https://revistas.udea.edu.co/index.php/ingenieria/article/view/19660 |
| work_keys_str_mv | AT jaimevelascomedina hardwareemulationofquantumcircuitsbasedontoffoligates AT jorgeeduartesanchez hardwareemulationofquantumcircuitsbasedontoffoligates |