Design and Experimentation of a Single-Phase PLL With Novel OSG Method
Different phase-locked loop algorithms applied to three-phase grid voltages implement a closed control loop based on the Park transform to obtain the grid voltage instantaneous phase and frequency. When a single-phase grid voltage must be processed, one of the inputs of the Park transform is generat...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2022-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/9740183/ |
| _version_ | 1818365668865605632 |
|---|---|
| author | Manuele Bertoluzzo Stefano Giacomuzzi Abhay Kumar |
| author_facet | Manuele Bertoluzzo Stefano Giacomuzzi Abhay Kumar |
| author_sort | Manuele Bertoluzzo |
| collection | DOAJ |
| description | Different phase-locked loop algorithms applied to three-phase grid voltages implement a closed control loop based on the Park transform to obtain the grid voltage instantaneous phase and frequency. When a single-phase grid voltage must be processed, one of the inputs of the Park transform is generated by a block that, starting from the available voltage, computes an additional signal with the same frequency of the grid voltage and ideally orthogonal to it. This paper introduces a novel method for the orthogonal signal generation and gives a detailed analysis of its functioning. Then, after sizing the control loop of the phase-locked loop, the paper considers different aspects relevant to implementation of the presented orthogonal signal generation and of the phase-locked loop on a digital signal controller, such as the finite numerical resolution, the memory usage and the computation time. Finally, the paper checks the comprehensive performance of the orthogonal signal generation and phase-locked loop pair by experimental tests and compares the obtained results with those available in the literature. |
| first_indexed | 2024-12-13T22:23:56Z |
| format | Article |
| id | doaj.art-becec3961f08469fa6556d4482764b7f |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-12-13T22:23:56Z |
| publishDate | 2022-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-becec3961f08469fa6556d4482764b7f2022-12-21T23:29:17ZengIEEEIEEE Access2169-35362022-01-0110333933340710.1109/ACCESS.2022.31616589740183Design and Experimentation of a Single-Phase PLL With Novel OSG MethodManuele Bertoluzzo0https://orcid.org/0000-0002-9571-1539Stefano Giacomuzzi1https://orcid.org/0000-0002-1455-0500Abhay Kumar2https://orcid.org/0000-0003-3560-3779Department of Industrial Engineering, University of Padova, Padova, ItalyDepartment of Industrial Engineering, University of Padova, Padova, ItalyDepartment of Industrial Engineering, University of Padova, Padova, ItalyDifferent phase-locked loop algorithms applied to three-phase grid voltages implement a closed control loop based on the Park transform to obtain the grid voltage instantaneous phase and frequency. When a single-phase grid voltage must be processed, one of the inputs of the Park transform is generated by a block that, starting from the available voltage, computes an additional signal with the same frequency of the grid voltage and ideally orthogonal to it. This paper introduces a novel method for the orthogonal signal generation and gives a detailed analysis of its functioning. Then, after sizing the control loop of the phase-locked loop, the paper considers different aspects relevant to implementation of the presented orthogonal signal generation and of the phase-locked loop on a digital signal controller, such as the finite numerical resolution, the memory usage and the computation time. Finally, the paper checks the comprehensive performance of the orthogonal signal generation and phase-locked loop pair by experimental tests and compares the obtained results with those available in the literature.https://ieeexplore.ieee.org/document/9740183/Orthogonal signal generationphase-locked-loopphase and frequency estimation |
| spellingShingle | Manuele Bertoluzzo Stefano Giacomuzzi Abhay Kumar Design and Experimentation of a Single-Phase PLL With Novel OSG Method IEEE Access Orthogonal signal generation phase-locked-loop phase and frequency estimation |
| title | Design and Experimentation of a Single-Phase PLL With Novel OSG Method |
| title_full | Design and Experimentation of a Single-Phase PLL With Novel OSG Method |
| title_fullStr | Design and Experimentation of a Single-Phase PLL With Novel OSG Method |
| title_full_unstemmed | Design and Experimentation of a Single-Phase PLL With Novel OSG Method |
| title_short | Design and Experimentation of a Single-Phase PLL With Novel OSG Method |
| title_sort | design and experimentation of a single phase pll with novel osg method |
| topic | Orthogonal signal generation phase-locked-loop phase and frequency estimation |
| url | https://ieeexplore.ieee.org/document/9740183/ |
| work_keys_str_mv | AT manuelebertoluzzo designandexperimentationofasinglephasepllwithnovelosgmethod AT stefanogiacomuzzi designandexperimentationofasinglephasepllwithnovelosgmethod AT abhaykumar designandexperimentationofasinglephasepllwithnovelosgmethod |