A Low-Power Spiking Neural Network Chip Based on a Compact LIF Neuron and Binary Exponential Charge Injector Synapse Circuits
To realize a large-scale Spiking Neural Network (SNN) on hardware for mobile applications, area and power optimized electronic circuit design is critical. In this work, an area and power optimized hardware implementation of a large-scale SNN for real time IoT applications is presented. The analog Co...
Main Authors: | Malik Summair Asghar, Saad Arslan, Hyungwon Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-06-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/21/13/4462 |
Similar Items
-
A Compact and Low-Power SoC Design for Spiking Neural Network Based on Current Multiplier Charge Injector Synapse
by: Malik Summair Asghar, et al.
Published: (2023-07-01) -
Analog Convolutional Operator Circuit for Low-Power Mixed-Signal CNN Processing Chip
by: Malik Summair Asghar, et al.
Published: (2023-12-01) -
A Functional Spiking Neural Network of Ultra Compact Neurons
by: Pablo Stoliar, et al.
Published: (2021-02-01) -
All optical Q-switched laser based spiking neuron
by: Keshia Mekemeza-Ona, et al.
Published: (2022-11-01) -
A Study on the Low-Power Operation of the Spike Neural Network Using the Sensory Adaptation Method
by: Mingi Jeon, et al.
Published: (2022-11-01)