Hardware Acceleration for Object Detection using YOLOv5 Deep Learning Algorithm on Xilinx Zynq FPGA Platform

Hardware Acceleration for Object Detection using YOLOv5 Deep Learning Algorithm on Xilinx Zynq FPGA Platform

Object recognition presents considerable difficulties within the domain of computer vision. Field-Programmable Gate Arrays (FPGAs) offer a flexible hardware platform, having exceptional computing capabilities due to their adaptable topologies, enabling highly parallel, high-performance, and diverse...

Full description

Bibliographic Details
Main Authors:	Taoufik Saidani, Refka Ghodhbani, Ahmed Alhomoud, Ahmad Alshammari, Hafedh Zayani, Mohammed Ben Ammar
Format:	Article
Language:	English
Published:	D. G. Pylarinos 2024-02-01
Series:	Engineering, Technology & Applied Science Research
Subjects:	object detection YOLOv5 high level synthesis FPGA HDL coder
Online Access:	https://etasr.com/index.php/ETASR/article/view/6761

Similar Items

Model-based Design of a High-Throughput Canny Edge Detection Accelerator on Zynq-7000 FPGA
by: Ahmed Alhomoud, et al.
Published: (2024-04-01)

An FPGA Accelerator for Real Time Hyperspectral Images Compression based on JPEG2000 Standard
by: Refka Ghodhbani, et al.
Published: (2024-04-01)

Real Time FPGA Implementation of an Efficient High Speed Harris Corner Detection Algorithm Based on High-Level Synthesis
by: Refka Ghodhbani, et al.
Published: (2023-12-01)

FPGA design and implementation for adaptive digital chaotic key generator
by: Ghada Elsayed, et al.
Published: (2023-08-01)

Prototyping Power Electronics Systems with Zynq-Based Boards Using Matlab/Simulink—A Complete Methodology
by: Luís Caseiro, et al.
Published: (2022-04-01)

Hardware implementation of neural network-based engine model using FPGA
by: Marina Magdy Saady, et al.
Published: (2022-12-01)

An optimizing technique for using MATLAB HDL coder
by: Somaya Kayed, et al.
Published: (2023-06-01)

Design and Implementation of Discrete Multitone Modulator for Digital Subscriber Line Using FPGA
by: Hadi T. Ziboon, et al.
Published: (2014-08-01)

A New Methodology to Manage FPGA Distributed Memory Content via Bitstream for Xilinx ZYNQ Devices
by: Julen Gomez-Cornejo, et al.
Published: (2022-12-01)

Deep Learning for Tomato Disease Detection with YOLOv8
by: Hafedh Mahmoud Zayani, et al.
Published: (2024-04-01)

Low Latency YOLOv3-Tiny Accelerator for Low-Cost FPGA Using General Matrix Multiplication Principle
by: Trio Adiono, et al.
Published: (2021-01-01)

CLAHE HLS implementation on Zynq SoC FPGA
by: Yoong, Nathaniel Khai Jie
Published: (2024)

FPGA-Based Hardware Accelerator Design and Implementation of Oil Palm Detection
by: YUAN Ming, CHAI Zhilei, GAN Lin
Published: (2021-02-01)

Efficient Hardware Accelerator and Implementation of JPEG 2000 MQ Decoder Architecture
by: Layla Horrigue, et al.
Published: (2024-04-01)

Development and acceleration of graphics processing on the Xilinx Zynq platform
by: Yang, Mingyu
Published: (2017)

Memory interface design for integrating accelerators with Xilinx Zynq platform
by: Srivastava, Shreya
Published: (2018)

Cryptographic game on Xilinx Zynq Board
by: Neo, Boon Kiat
Published: (2018)

Deep Learning Approach: YOLOv5-based Custom Object Detection
by: Taoufik Saidani
Published: (2023-12-01)

Embedded Sensing System for Recognizing Citrus Flowers Using Cascaded Fusion YOLOv4-CF + FPGA
by: Shilei Lyu, et al.
Published: (2022-02-01)

Hardware Acceleration of Satellite Remote Sensing Image Object Detection Based on Channel Pruning
by: Yonghui Zhao, et al.
Published: (2023-09-01)

FPGA-Based Hardware-in-the-Loop (HIL) Emulation of Power Electronics Circuit Using Device-Level Behavioral Modeling
by: Mohamed Baghdadi, et al.
Published: (2023-10-01)

Optimized implementation of an improved KNN classification algorithm using Intel FPGA platform: Covid-19 case study
by: Abedalmuhdi Almomany, et al.
Published: (2022-06-01)

Resource- and Power-Efficient High-Performance Object Detection Inference Acceleration Using FPGA
by: Solomon Negussie Tesema, et al.
Published: (2022-06-01)

Fast Logic Function Extraction of LUT from Bitstream in Xilinx FPGA
by: Soyeon Choi, et al.
Published: (2020-07-01)

Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01)

Design of PPM modulation and demodulation system based on FPGA
by: Hou Huan, et al.
Published: (2021-02-01)

A Hardware Descriptive Approach to Beetle Antennae Search
by: Zongcheng Yue, et al.
Published: (2020-01-01)

In system programming of FPGA without hardware intervention
by: Yang, Zhiren
Published: (2013)

Development of Fast Protection System with Xilinx ZYNQ SoC for RAON Heavy-Ion Accelerator
by: Seung-Hee Nam, et al.
Published: (2023-06-01)

FPGA BASED 2×2 MMSE MIMO-OFDM SYSTEM USING XILINX SYSTEM GENERATOR
by: Fadhil Sahib Hasan
Published: (2017-01-01)

JustSTART: How to Find an RSA Authentication Bypass on Xilinx UltraScale(+) with Fuzzing
by: Maik Ender, et al.
Published: (2024-03-01)

Signal modulation using embedded linux on xilinx zynq programmable soc /
by: Firdaus Fadzil, 1992-, author, et al.
Published: (2015)

Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine
by: Benjamin Hettwer, et al.
Published: (2020-12-01)

Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine
by: Benjamin Hettwer, et al.
Published: (2020-12-01)

Hardware Acceleration and Implementation of YOLOX-s for On-Orbit FPGA
by: Ling Wang, et al.
Published: (2022-10-01)

Design of Controller for Four-phase Stepping Motor Based on FPGA
by: HUANG Zhi-wen, et al.
Published: (2010-04-01)

Dynamic Partial Reconfiguration of Concurrent Control Systems Specified by Petri Nets and Implemented in Xilinx FPGA Devices
by: Remigiusz Wisniewski
Published: (2018-01-01)

Motorcycle detection based on deep learning implemented on FPGA
by: Feng Peng, et al.
Published: (2021-12-01)

Hardware software co-simulation of a digital EMI filter using Xilinx system generator
by: Yosr Bchir, et al.
Published: (2018-09-01)

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA
by: Tomyslav Sledevič, et al.
Published: (2020-11-01)