Mapping of Deep Neural Network Accelerators on Wireless Multistage Interconnection NoCs
In the last few decades, the concept of Wireless Network-on-chip (WiNoC) has emerged as a promising alternative for Multiprocessor Systems on Chip (MPSOC) to achieve reliable and scalable communication. Worth recalling in this regard is that our research team has already designed, verified and evalu...
Main Authors: | Yassine Aydi, Sirine Mnejja, Faraqid Q. Mohammed, Mohamed Abid |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-12-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/14/1/56 |
Similar Items
-
Aggregated CDMA Crossbar With Hybrid ARQ for NoCs
by: Mohammed M. Farag, et al.
Published: (2022-01-01) -
Probabilistic Analysis of Multistage Interconnection Network Performance
by: Sobalvarro, Patrick G.
Published: (2004) -
Wireless network-on-chip: a survey
by: Shuai Wang, et al.
Published: (2014-04-01) -
Extending the Performance of Hybrid NoCs beyond the Limitations of Network Heterogeneity
by: Michael Opoku Agyeman, et al.
Published: (2017-04-01) -
Performance Analysis of 2D and 3D Bufferless NoCs Using Markov Chain Models
by: Konstantinos Tatas
Published: (2022-02-01)