HPSAP: A High-Performance and Synthesizable Asynchronous Pipeline With Quasi-2phase Conversion Method
This paper presents a high-performance and synthesizable asynchronous pipeline (HPSAP). First, a 4-phase pipeline controlled by the relative-timing (RT) controller is designed. The controller is small (7 gates) and its handshake protocol is highly concurrent, resulting in fewer component delays in c...
Main Authors: | Xiqin Tang, Jingyu Wang, Yang Li, Jinhua Hu, Fei Xia, Delong Shang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10292635/ |
Similar Items
-
A Lightweight and High-Throughput Asynchronous Message Bus for Communication in Multi-Core Heterogeneous Systems
by: Qingyang Zeng, et al.
Published: (2024-01-01) -
Asynchronous Register Less NULL Convention Logic (RL-NCL) Pipeline Architectures Using Basic Gates
by: Gabriel C. Duarte, et al.
Published: (2022-12-01) -
On Composing Asynchronous Operations
by: Radu LUPȘA, et al.
Published: (2023-12-01) -
Event-Driven Data Gathering in Pure Asynchronous Multi-Hop Underwater Acoustic Sensor Networks
by: Sara Blanc
Published: (2020-03-01) -
RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
by: Shogo Semba, et al.
Published: (2022-01-01)