An Accuracy-Improved Fixed-Width Booth Multiplier Enabling Bit-Width Adaptive Truncation Error Compensation
Fixed-width Booth multipliers (FWBMs) generate a product with the same bit width as the operand and have been extensively employed in many digital systems. Various truncation error compensation (TEC) schemes have been presented for FWBM designs, aiming to reduce hardware costs while preserving opera...
Main Authors: | Song-Nien Tang, Jen-Chien Liao, Chen-Kai Chiu, Pei-Tong Ku, Yen-Shuo Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/20/2511 |
Similar Items
-
Booth Encoded Bit-Serial Multiply-Accumulate Units with Improved Area and Energy Efficiencies
by: Xiaoshu Cheng, et al.
Published: (2023-05-01) -
A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism
by: Yen-Jen Chang, et al.
Published: (2020-01-01) -
Bit-Width Analysis for General Applications
by: Ding, Yang, et al.
Published: (2004) -
On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding
by: Ratko Pilipovic, et al.
Published: (2020-01-01) -
An energy efficient radix-4 Booth encoding parallel multiplier design
by: Huang Tao, et al.
Published: (2023-04-01)