A Novel Autocorrelation Combined MM-CDR Time-Interleaved ADC Timing Calibration in 28 nm CMOS Technology
With the great improvement in data transmission rate requirements, the analog-to-digital converter (ADC)-based wireline receiver has received more attention due to its flexible and powerful equalization capability. Time-interleaved ADC (TI-ADC) is the most commonly used architecture in high-speed AD...
Main Authors: | Youzhi Gu, Xinjie Feng, Runze Chi, Jiangfeng Wu, Yongzhen Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/11/19/3198 |
Similar Items
-
Estimation and Correction of Gain Mismatch and Timing Error in Time-Interleaved ADCs Based on DFT
by: Guo Lianping, et al.
Published: (2014-08-01) -
A 6-Bit 20 GS/s Time-Interleaved Two-Step Flash ADC in 40 nm CMOS
by: Dong-Ryeol Oh
Published: (2022-09-01) -
A 56 GS/s 8 Bit Time-Interleaved ADC in 28 nm CMOS
by: Jian Luan, et al.
Published: (2022-02-01) -
All-Digital Background Calibration Technique for Offset, Gain and Timing Mismatches in Time-Interleaved ADCs
by: Van-Thanh Ta, et al.
Published: (2019-10-01) -
Enabling Fine Sample Rate Settings in DSOs with Time-Interleaved ADCs
by: Mauro D’Arco, et al.
Published: (2021-12-01)