A Low Power 1024-Channels Spike Detector Using Latch-Based RAM for Real-Time Brain Silicon Interfaces
High-density microelectrode arrays allow the neuroscientist to study a wider neurons population, however, this causes an increase of communication bandwidth. Given the limited resources available for an implantable silicon interface, an on-fly data reduction is mandatory to stay within the power/are...
Main Authors: | Gerardo Saggese, Antonio Giuseppe Maria Strollo |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-12-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/24/3068 |
Similar Items
-
An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm
by: Ying-Lun Chen, et al.
Published: (2015-08-01) -
Low-Power Energy-Based Spike Detector ASIC for Implantable Multichannel BMIs
by: Gerardo Saggese, et al.
Published: (2022-09-01) -
A Low Cost VLSI Architecture for Spike Sorting Based on Feature Extraction with Peak Search
by: Yuan-Jyun Chang, et al.
Published: (2016-12-01) -
An Efficient Hardware Circuit for Spike Sorting Based on Competitive Learning Networks
by: Huan-Yuan Chen, et al.
Published: (2017-09-01) -
Comparison of Sneo-Based Neural Spike Detection Algorithms for Implantable Multi-Transistor Array Biosensors
by: Gerardo Saggese, et al.
Published: (2021-02-01)