A New Distributed Arithmetic VLSI Architecture for Discrete Fourier Transform Processor
Main Authors: | S M Rezaul Hasan, C M Hadzer |
---|---|
Format: | Article |
Language: | English |
Published: |
Universiti Brunei Darussalam
2018-07-01
|
Series: | ASEAN Journal on Science and Technology for Development |
Online Access: | https://ajstd.org/index.php/ajstd/article/view/435 |
Similar Items
-
VLSI array processors /
by: Kung, S. Y. (Sun Yuan)
Published: (1988) -
VLSI algorithm processor /
by: 255655 Wong, Wai Chiang
Published: (1993) -
Memory- and energy-efficient VLSI architectures for 2-D discrete wavelet transformation
by: Hu, Yusong
Published: (2015) -
High performance VLSI arithmetic macrocells
by: Thambipillai Srikanthan, et al.
Published: (2008) -
Some Structures of Parallel VLSI-Oriented Processing Units for Implementation of Small Size Discrete Fractional Fourier Transforms
by: Aleksandr Cariow, et al.
Published: (2019-05-01)