Booth Encoded Bit-Serial Multiply-Accumulate Units with Improved Area and Energy Efficiencies

Booth Encoded Bit-Serial Multiply-Accumulate Units with Improved Area and Energy Efficiencies

Bit-serial multiply-accumulate units (MACs) play a crucial role in various hardware accelerator applications, including deep learning, image processing, and signal processing. Despite the advantages of bit-serial MACs, such as a small footprint, full hardware utilization, and high frequency, their s...

Full description

Bibliographic Details
Main Authors:	Xiaoshu Cheng, Yiwen Wang, Jiazhi Liu, Weiran Ding, Hongfei Lou, Ping Li
Format:	Article
Language:	English
Published:	MDPI AG 2023-05-01
Series:	Electronics
Subjects:	hardware accelerator Booth encoding bit-serial multiplier multiply-accumulate unit (MAC)
Online Access:	https://www.mdpi.com/2079-9292/12/10/2177

Similar Items

On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding
by: Ratko Pilipovic, et al.
Published: (2020-01-01)

An energy efficient radix-4 Booth encoding parallel multiplier design
by: Huang Tao, et al.
Published: (2023-04-01)

A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism
by: Yen-Jen Chang, et al.
Published: (2020-01-01)

An Accuracy-Improved Fixed-Width Booth Multiplier Enabling Bit-Width Adaptive Truncation Error Compensation
by: Song-Nien Tang, et al.
Published: (2021-10-01)

DESIGN AND ANALYSIS OF LOW POWER MULTIPLY AND ACCUMULATE UNIT USING PIXEL PROPERTIES REUSABILITY TECHNIQUE FOR IMAGE PROCESSING SYSTEMS
by: M. Madheswaran, et al.
Published: (2012-08-01)

Booth-Encoded Karatsuba: A Novel Hardware-Efficient Multiplier
by: Riya Jain, et al.
Published: (2021-01-01)

An 8-bit Radix-4 Non-Volatile Parallel Multiplier
by: Chengjie Fu, et al.
Published: (2021-09-01)

Fast FPGA-Based Multipliers by Constant for Digital Signal Processing Systems
by: Olga Bureneva, et al.
Published: (2023-01-01)

Power Optimization of Binary Multiplier Based on FPGA
by: Fadi Nasser, et al.
Published: (2021-10-01)

Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
by: Fasih Ud Din Farrukh, et al.
Published: (2020-01-01)

Leveraging Bit-Serial Architectures for Hardware-Oriented Deep Learning Accelerators with Column-Buffering Dataflow
by: Xiaoshu Cheng, et al.
Published: (2024-03-01)

Revisiting a Macroeconomic Controversy: The Case of the Multiplier–Accelerator Effect
by: Paulo Reis Mourao, et al.
Published: (2022-10-01)

Array Multipliers for High Throughput in Xilinx FPGAs with 6-Input LUTs
by: E. George Walters
Published: (2016-09-01)

A High-Accuracy Hardware-Efficient Multiply–Accumulate (MAC) Unit Based on Dual-Mode Truncation Error Compensation for CNNs
by: Song-Nien Tang, et al.
Published: (2020-01-01)

Fast serial-parallel (FSP) multiplier design /
by: 300914 Tan, Soo Seong
Published: (2001)

POSIT vs. Floating Point in Implementing IIR Notch Filter by Enhancing Radix-4 Modified Booth Multiplier
by: Anwar A. Esmaeel, et al.
Published: (2022-01-01)

FPGA Implementation of a Novel Multifunction Modulo (2<i><sup>n</sup></i> ± 1) Multiplier Using Radix-4 Booth Encoding Scheme
by: Chao-Tsung Kuo, et al.
Published: (2023-09-01)

FPGA implementation of a booth parallel multiplier /
by: 455750 Choot, Teck Boon
Published: (2001)

Applying the Investment Multiplier to Identify Key Points of Economic Growth
by: Mikhail Evgenievich Kosov, et al.
Published: (2022-02-01)

A Piecewise Linear Mitchell Algorithm-Based Approximate Multiplier
by: Hao Liu, et al.
Published: (2022-06-01)

Two-Dimensional Multiply-Accumulator for Classification of Neural Signals
by: Yu-Chieh Chen, et al.
Published: (2018-01-01)

CNTFET-Based Ternary Multiply-and-Accumulate Unit
by: Amr Mohammaden, et al.
Published: (2022-04-01)

Multiplier module (VHDL Code) generator /
by: 433889 Liew, Yuin Sin
Published: (2003)

On Best Multiplier Approximation of k-Monotone by Trigonometric Polynomial
by: Saheb K. Al-Saidy, et al.
Published: (2024-03-01)

High-Level Design of Precision-Scalable DNN Accelerators Based on Sum-Together Multipliers
by: Luca Urbinati, et al.
Published: (2024-01-01)

Rekaan litar multiplier /divider dengan menggunakan VHDLMG /
by: 373485 Faizul Othman
Published: (2003)

An Efficient Two-phase Clocked Sequential Multiply -Accumulator Unit for Image Blurring
by: Rashmi Samanth, et al.
Published: (2022-06-01)

Low Voltage Time-Based Matrix Multiplier-and-Accumulator for Neural Computing System
by: Sungjin Hong, et al.
Published: (2020-12-01)

Rekaan litar multiplier /divider dengan menggunakan VHDLMG [compact disc] /
by: 373485 Faizul Othman
Published: (2003)

Analogue multiplier /
by: 392631 Muhammad Arif Abdul Rahim
Published: (1987)

Best Multiplier Approximation of Unbounded Periodic Functions in L_(p,∅_n ) (B),B=[0,2π] Using Discrete Linear Positive Operators
by: Saheb AL- Saidy, et al.
Published: (2020-07-01)

A Conversation with Char Booth
by: Ellie Collier
Published: (2009-06-01)

The multi-sector multiplier /
by: 441426 Chipman, John S.

n-Jordan multipliers
by: Mohammad Fozouni
Published: (2018-07-01)

Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier
by: Ningyuan Yin, et al.
Published: (2023-07-01)

LSI design of a fast serial-parallel multiplier/
by: 175489 Nasir Shaikh Husin, et al.
Published: (1989)

Rekabentuk satu matrik 'multiplier' /
by: 220365 Zulkeflee Khalidin
Published: (1979)

Efficient Bit-Parallel Multiplier for All Trinomials Based on <italic>n</italic>-Term Karatsuba Algorithm
by: Sun-Mi Park, et al.
Published: (2020-01-01)

Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000)

CNN Inference Using a Preprocessing Precision Controller and Approximate Multipliers With Various Precisions
by: Issam Hammad, et al.
Published: (2021-01-01)