8T-SRAM Based Process-In-Memory (PIM) System With Current Mirror for Accurate MAC Operation

8T-SRAM Based Process-In-Memory (PIM) System With Current Mirror for Accurate MAC Operation

Process-in-memory (PIM) is an emerging computing paradigm to overcome the energy bottleneck inherent in conventional computing platform. While PIM utilizes several types of memory elements, SRAM based PIM has been researched extensively for its high scalability and feasibility by using CMOS process...

Full description

Bibliographic Details
Main Authors:	Keun-Yong Chung, Honggu Kim, Yerim An, Kiho Seong, Dong-Hyun Shin, Kwang-Hyun Baek, Yong Shim
Format:	Article
Language:	English
Published:	IEEE 2024-01-01
Series:	IEEE Access
Subjects:	Processing-in-memory (PIM) current-mode accumulation current mirror multiply-and-accumulate (MAC) multi-bit computing static random access memory (SRAM)
Online Access:	https://ieeexplore.ieee.org/document/10414061/

Similar Items

Union SRAM: PVT Variation Auto-Compensated, Bit Precision Configurable Current Mode 8T SRAM in Memory MAC Macro
by: Honggu Kim, et al.
Published: (2024-01-01)

FinFET 6T-SRAM All-Digital Compute-in-Memory for Artificial Intelligence Applications: An Overview and Analysis
by: Waqas Gul, et al.
Published: (2023-07-01)

Double MAC on a Cell: A 22-nm 8T-SRAM-Based Analog In-Memory Accelerator for Binary/Ternary Neural Networks Featuring Split Wordline
by: Hiroto Tagata, et al.
Published: (2024-01-01)

A Dual-Wordline 6T SRAM Computing-In-Memory Macro Featuring Full Signed Multi-Bit Computation for Lightweight Networks
by: Zupei Gu, et al.
Published: (2024-01-01)

E-MAC: Enhanced In-SRAM MAC Accuracy via Digital-to-Time Modulation
by: Saeed Seyedfaraji, et al.
Published: (2024-01-01)

Performance Analysis Of SRAM and Dram in Low Power Application
by: Yuvaraj S., et al.
Published: (2023-01-01)

An Ultra-Low-Power Analog Multiplier–Divider Compatible with Digital Code for RRAM-Based Computing-in-Memory Macros
by: Yiming Yang, et al.
Published: (2023-07-01)

Bi-Directional and Operand-Controllable In-Memory Computing for Boolean Logic and Search Operations with Row and Column Directional SRAM (RC-SRAM)
by: Han Xiao, et al.
Published: (2024-08-01)

SRAM based computing-in-memory for tiny machine learning
by: Gupta, Shini
Published: (2024)

DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
by: A. KISHORE KUMAR, et al.
Published: (2014-12-01)

A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01)

A Hybrid SRAM/RRAM In-Memory Computing Architecture Based on a Reconfigurable SRAM Sense Amplifier
by: Seyed Hassan Hadi Nemati, et al.
Published: (2023-01-01)

Hybrid current mirror-voltage latch sense amplifier with offset correction for enhanced yield in process-sensitive SRAM
by: Chokkakula Ganesh, et al.
Published: (2025-03-01)

Binarized Neural Network Accelerator Macro Using Ultralow-Voltage Retention SRAM for Energy Minimum-Point Operation
by: Yusaku Shiotsu, et al.
Published: (2022-01-01)

Analysis of read speed latency in 6T-SRAM cell using multi-layered graphene nanoribbon and cu based nano-interconnects for high performance memory circuit design
by: Sandip Bhattacharya, et al.
Published: (2023-10-01)

A new Dual-Vt 4T SRAM bitcell design
by: Zhang Luxuan, et al.
Published: (2018-11-01)

A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018)

DAM SRAM CORE: An Efficient High-Speed and Low-Power CIM SRAM CORE Design for Feature Extraction Convolutional Layers in Binary Neural Networks
by: Ruiyong Zhao, et al.
Published: (2024-04-01)

Energy-efficient neural network design using memristive MAC unit
by: Shengqi Yu, et al.
Published: (2022-09-01)

A Feasibility Study on Ferroelectric Shadow SRAMs Based on Variability-Aware Design Optimization
by: Kiyoshi Takeuchi, et al.
Published: (2019-01-01)

A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET
by: Wei-Xiang You, et al.
Published: (2020-01-01)

Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024)

High-Density SRAM Read Access Yield Estimation Methodology
by: Gidong Baek, et al.
Published: (2021-01-01)

A Comparative Study of Single- and Dual-Threshold Voltage SRAM Cells
by: Pragya Kushwaha, et al.
Published: (2023-06-01)

An energy-efficient 10T SRAM in-memory computing macro for artificial intelligence edge processor
by: Anil Kumar Rajput, et al.
Published: (2023-10-01)

Sizing of SRAM Cell with Voltage Biasing Techniques for Reliability Enhancement of Memory and PUF Functions
by: Chip-Hong Chang, et al.
Published: (2016-08-01)

Targeting Pim kinases in hematological cancers: molecular and clinical review
by: Marcia Bellon, et al.
Published: (2023-01-01)

Power/Energy Minimization Techniques for Variability-Aware High-Performance 16-nm 6T-SRAM
by: Jeren Samandari-Rad, et al.
Published: (2016-01-01)

3-D Monolithic Stacking of Complementary-FET on CMOS for Next Generation Compute-In-Memory SRAM
by: Md. Aftab Baig, et al.
Published: (2023-01-01)

Sparse Matrix-Vector Multiplication Based on Online Arithmetic
by: Sahar Moradi Cherati, et al.
Published: (2024-01-01)

FETs for Analog Neural MACs
by: Rinku Rani Das, et al.
Published: (2024-01-01)

A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS
by: Verma, Naveen, et al.
Published: (2010)

Low Leakage and Robust Sub-threshold SRAM Cell Using Memristor
by: Zeba Mustaqueem, et al.
Published: (2022-12-01)

Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells
by: Sebastiano Strangio, et al.
Published: (2015-01-01)

Development of CO2‐Philic Blended Membranes Using PIM–PI and PIM–PEG/PPG
by: Insu Jeong, et al.
Published: (2023-05-01)

0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization
by: Do, Anh Tuan, et al.
Published: (2016)

An efficient common source sense amplifier for single ended SRAM
by: Jebamalar Leavline, et al.
Published: (2023-10-01)

SRAM and Mixed-Signal Logic With Noise Immunity in 3-nm Nano-Sheet Technology
by: Rajiv V. Joshi, et al.
Published: (2025-01-01)

A High-Precision Voltage-Quantization-Based Current-Mode Computing-in-Memory SRAM
by: Ruiyong Zhao, et al.
Published: (2023-11-01)

Low Power Neural Network by Reducing SRAM Operating Voltage
by: Keisuke Kozu, et al.
Published: (2022-01-01)