Design and Implementation of Fast Locking All-Digital Duty Cycle Corrector Circuit with Wide Range Input Frequency
This paper presents a fast locking and wide range input frequency all-digital duty cycle corrector (ADDCC). The proposed ADDCC circuit comprises a pulse generator and a clock generator. The pulse generator is edge-triggered by an input signal to produce a 0 degree and 180 degree phase. The clock gen...
Main Author: | Shao-Ku Kao |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/1/71 |
Similar Items
-
A 6-Locking Cycles All-Digital Duty Cycle Corrector with Synchronous Input Clock
by: Shao-Ku Kao
Published: (2021-04-01) -
A 50–1600 MHz Wide–Range Digital Duty–Cycle Corrector With Counter–Based Half–Cycle Delay Line
by: Jaewook Kim, et al.
Published: (2023-01-01) -
A Novel Fast-Locking ADPLL Based on Bisection Method
by: Xiaoying Deng, et al.
Published: (2021-06-01) -
Programmable delay line with inherent duty cycle correction
by: Siva Charan Nimmagadda, et al.
Published: (2024-08-01) -
Design and Analysis of Asynchronous Sampling Duty Cycle Corrector
by: Gijin Park, et al.
Published: (2021-10-01)