A High-Throughput FPGA Architecture for Joint Source and Channel Decoding
In the wireless transmission of multimedia information, the achievable transmission throughput and latency may be limited by the processing throughput and latency associated with source and channel coding. Ultra-high throughput and ultra-low latency processing of source and channel coding are requir...
Main Authors: | Matthew F. Brejza, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2017-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/7762139/ |
Similar Items
-
A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder
by: Peter Hailes, et al.
Published: (2017-01-01) -
Exponential Golomb and Rice Error Correction Codes for Generalized Near-Capacity Joint Source and Channel Coding
by: Matthew F. Brejza, et al.
Published: (2016-01-01) -
Reordered Elias Gamma Error Correction Codes for the Near-Capacity Transmission of Multimedia Information
by: Tao Wang, et al.
Published: (2016-01-01) -
Sum-Log Stopping Criterion for Log-MAP Turbo Decoding
by: OUARDI, A.
Published: (2023-02-01) -
VLSI Implementation of Fully Parallel LTE Turbo Decoders
by: An Li, et al.
Published: (2016-01-01)