Technology Mapping of FSM Oriented to LUT-Based FPGA
The main purpose of the paper is to present technology mapping of FSM (finite state machine) oriented to LUT (look-up table)-based FPGA (field-programmable gate array). The combinational part of an automaton, which consists of a transition block and an output block, was mapped in LUT-based logic blo...
Main Authors: | Marcin Kubica, Dariusz Kania |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-06-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/10/11/3926 |
Similar Items
-
Improving LUT count of FPGA-based sequential blocks
by: Alexander Barkalov, et al.
Published: (2021-03-01) -
A Technology Mapping of FSMs Based on a Graph of Excitations and Outputs
by: Marcin Kubica, et al.
Published: (2019-01-01) -
Reducing LUT Count for FPGA-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2020-07-01) -
Improving the Spatial Characteristics of Three-Level LUT-Based Mealy FSM Circuits
by: Alexander Barkalov, et al.
Published: (2023-02-01) -
Improving Characteristics of LUT-Based Moore FSMs
by: Alexander Barkalov, et al.
Published: (2020-01-01)