Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors
In various fields, such as those with high-reliability requirements, there is a growing demand for high-performance microprocessors. Whereas commercial microprocessors offer a good trade-off between cost, size, and performance, they often need to be adapted to meet the reliability demands of safety-...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2023-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10315116/ |
| _version_ | 1797454726748438528 |
|---|---|
| author | Pablo M. Aviles Jose A. Belloch Luis Entrena Almudena Lindoso |
| author_facet | Pablo M. Aviles Jose A. Belloch Luis Entrena Almudena Lindoso |
| author_sort | Pablo M. Aviles |
| collection | DOAJ |
| description | In various fields, such as those with high-reliability requirements, there is a growing demand for high-performance microprocessors. Whereas commercial microprocessors offer a good trade-off between cost, size, and performance, they often need to be adapted to meet the reliability demands of safety-critical applications. To address this challenge, a Supervised Triple Macrosynchronized Lockstep architecture for multicore processors is presented in this work. Multiple recovery mechanisms, including rollback and roll-forward, have been implemented to harden the system. By integrating these mechanisms, the microprocessor becomes more robust and capable of mitigating potential errors or failures that may occur during operation. A quad-core ARM Cortex-A53 processor has been used as a case study, and an extensive fault injection campaign in the register file has been conducted to evaluate the effectiveness of our proposed approach. The results show that the hardened system exhibits high reliability, with 100% error coverage and error correction capabilities of up to 86.40%. |
| first_indexed | 2024-03-09T15:42:13Z |
| format | Article |
| id | doaj.art-ca6727c4f2e94ea58ebc39c0b8d9b9fc |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-03-09T15:42:13Z |
| publishDate | 2023-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-ca6727c4f2e94ea58ebc39c0b8d9b9fc2023-11-25T00:01:14ZengIEEEIEEE Access2169-35362023-01-011112870612872310.1109/ACCESS.2023.333229410315116Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore ProcessorsPablo M. Aviles0https://orcid.org/0000-0003-0414-5365Jose A. Belloch1https://orcid.org/0000-0002-2595-1828Luis Entrena2https://orcid.org/0000-0001-6021-165XAlmudena Lindoso3https://orcid.org/0000-0001-5870-6493Electronic Technology Department, University Carlos III of Madrid, Madrid, SpainElectronic Technology Department, University Carlos III of Madrid, Madrid, SpainElectronic Technology Department, University Carlos III of Madrid, Madrid, SpainElectronic Technology Department, University Carlos III of Madrid, Madrid, SpainIn various fields, such as those with high-reliability requirements, there is a growing demand for high-performance microprocessors. Whereas commercial microprocessors offer a good trade-off between cost, size, and performance, they often need to be adapted to meet the reliability demands of safety-critical applications. To address this challenge, a Supervised Triple Macrosynchronized Lockstep architecture for multicore processors is presented in this work. Multiple recovery mechanisms, including rollback and roll-forward, have been implemented to harden the system. By integrating these mechanisms, the microprocessor becomes more robust and capable of mitigating potential errors or failures that may occur during operation. A quad-core ARM Cortex-A53 processor has been used as a case study, and an extensive fault injection campaign in the register file has been conducted to evaluate the effectiveness of our proposed approach. The results show that the hardened system exhibits high reliability, with 100% error coverage and error correction capabilities of up to 86.40%.https://ieeexplore.ieee.org/document/10315116/ARMfault tolerancelockstepmicroprocessorradiation hardening |
| spellingShingle | Pablo M. Aviles Jose A. Belloch Luis Entrena Almudena Lindoso Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors IEEE Access ARM fault tolerance lockstep microprocessor radiation hardening |
| title | Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors |
| title_full | Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors |
| title_fullStr | Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors |
| title_full_unstemmed | Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors |
| title_short | Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors |
| title_sort | supervised triple macrosynchronized lockstep stmls architecture for multicore processors |
| topic | ARM fault tolerance lockstep microprocessor radiation hardening |
| url | https://ieeexplore.ieee.org/document/10315116/ |
| work_keys_str_mv | AT pablomaviles supervisedtriplemacrosynchronizedlockstepstmlsarchitectureformulticoreprocessors AT joseabelloch supervisedtriplemacrosynchronizedlockstepstmlsarchitectureformulticoreprocessors AT luisentrena supervisedtriplemacrosynchronizedlockstepstmlsarchitectureformulticoreprocessors AT almudenalindoso supervisedtriplemacrosynchronizedlockstepstmlsarchitectureformulticoreprocessors |