Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors
In various fields, such as those with high-reliability requirements, there is a growing demand for high-performance microprocessors. Whereas commercial microprocessors offer a good trade-off between cost, size, and performance, they often need to be adapted to meet the reliability demands of safety-...
Main Authors: | Pablo M. Aviles, Jose A. Belloch, Luis Entrena, Almudena Lindoso |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10315116/ |
Similar Items
-
Variable Delayed Dual-Core Lockstep (VDCLS) Processor for Safety and Security Applications
by: Krzysztof Marcinek, et al.
Published: (2023-01-01) -
ARM processor emulator /
by: Mohamad Hasruzairin Mohd. Hashim, 1974-, author, et al.
Published: (2015) -
ARM processor emulator [electronic resource] /
by: Mohamad Hasruzairin Mohd. Hashim, 1974-, author
Published: (2015) -
Design and Evaluation of Buffered Triple Modular Redundancy in Interleaved-Multi-Threading Processors
by: Marcello Barbirotta, et al.
Published: (2022-01-01) -
Reliability modeling of dynamic thermal management in multicore processor
by: Pour, Somayeh Rahimi
Published: (2018)