Microarchitecture-Aware Code Generation for Deep Learning on Single-ISA Heterogeneous Multi-Core Mobile Processors
While single-ISA heterogeneous multi-core processors are widely used in mobile computing, typical code generations optimize the code for a single target core, leaving it less suitable for the other cores in the processor. We present a microarchitecture-aware code generation methodology to mitigate t...
Main Authors: | Junmo Park, Yongin Kwon, Yongjun Park, Dongsuk Jeon |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8688418/ |
Similar Items
-
Network Coding on Heterogeneous Multi-Core Processors for Wireless Sensor Networks
by: Won W. Ro, et al.
Published: (2011-08-01) -
Dynamic Resource Partitioning for Heterogeneous Multi-Core-Based Cloud Computing in Smart Cities
by: Gangyong Jia, et al.
Published: (2016-01-01) -
A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection
by: Francesco Vigli, et al.
Published: (2024-01-01) -
Architectural-Space Exploration of Heterogeneous Reliability and Checkpointing Modes for Out-of-Order Superscalar Processors
by: Bharath Srinivas Prabakaran, et al.
Published: (2019-01-01) -
A Heterogeneity-Aware Replacement Policy for the Partitioned Cache on Asymmetric Multi-Core Architectures
by: Juan Fang, et al.
Published: (2022-11-01)