A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip
As CMOS technology scales down, NoC (Network on Chip) gradually becomes the mainstream of onchip communication. In this paper we present a methodology to design fault-tolerant routing algorithms for regular direct interconnection networks. It supports fully adaptive routing, does not degrade perfor...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Iran Telecom Research Center
2010-03-01
|
| Series: | International Journal of Information and Communication Technology Research |
| Subjects: | |
| Online Access: | http://ijict.itrc.ac.ir/article-1-270-en.html |
| _version_ | 1811169320642805760 |
|---|---|
| author | Maryam Raiyat Aliabadi Ahmad Khadem zadeh Mohammad Raiyat Aliabadi |
| author_facet | Maryam Raiyat Aliabadi Ahmad Khadem zadeh Mohammad Raiyat Aliabadi |
| author_sort | Maryam Raiyat Aliabadi |
| collection | DOAJ |
| description | As CMOS technology scales down, NoC (Network on Chip) gradually becomes the mainstream of onchip communication. In this paper we present a methodology to design fault-tolerant routing algorithms for regular direct interconnection networks. It supports fully adaptive routing, does not degrade performance in the absence of faults, and supports a reasonably large number of faults without significantly degrading performance. Consequently, this work examines fault tolerant communication algorithms for use in the Communication Networks including NoC domain. Before two different flooding algorithms, a random walk algorithm and an Intermediate Node Algorithm have been investigated. The first three algorithms have an exceedingly high communication overhead and cause huge congestion in usual traffics. The fourth one which is Intermediate Node algorithm is a static fault-tolerant algorithm which focuses on the faults knowing in advance where they are located. We have developed a new dynamic algorithm based on intermediate node concept and stress value concept to overcome all of blind sides of mentioned algorithms.
We have designed a switch/router base on this algorithm and simulated by MAX PLUS II tool and verified it on a mesh NoC in Xilinx environment. |
| first_indexed | 2024-04-10T16:41:30Z |
| format | Article |
| id | doaj.art-d055e538329148a8bf4c1f1f8164ec07 |
| institution | Directory Open Access Journal |
| issn | 2251-6107 2783-4425 |
| language | English |
| last_indexed | 2024-04-10T16:41:30Z |
| publishDate | 2010-03-01 |
| publisher | Iran Telecom Research Center |
| record_format | Article |
| series | International Journal of Information and Communication Technology Research |
| spelling | doaj.art-d055e538329148a8bf4c1f1f8164ec072023-02-08T07:29:31ZengIran Telecom Research CenterInternational Journal of Information and Communication Technology Research2251-61072783-44252010-03-01214551A Novel Scheme for Fault-Tolerant And Higher Capacity Network on ChipMaryam Raiyat Aliabadi0Ahmad Khadem zadeh1Mohammad Raiyat Aliabadi2 Iran Telecommunications Research Center(ITRC) Tehran, Iran Iran Telecommunications Research Center(ITRC) Tehran, Iran Iran Telecommunications Research Center(ITRC) Tehran, Iran As CMOS technology scales down, NoC (Network on Chip) gradually becomes the mainstream of onchip communication. In this paper we present a methodology to design fault-tolerant routing algorithms for regular direct interconnection networks. It supports fully adaptive routing, does not degrade performance in the absence of faults, and supports a reasonably large number of faults without significantly degrading performance. Consequently, this work examines fault tolerant communication algorithms for use in the Communication Networks including NoC domain. Before two different flooding algorithms, a random walk algorithm and an Intermediate Node Algorithm have been investigated. The first three algorithms have an exceedingly high communication overhead and cause huge congestion in usual traffics. The fourth one which is Intermediate Node algorithm is a static fault-tolerant algorithm which focuses on the faults knowing in advance where they are located. We have developed a new dynamic algorithm based on intermediate node concept and stress value concept to overcome all of blind sides of mentioned algorithms. We have designed a switch/router base on this algorithm and simulated by MAX PLUS II tool and verified it on a mesh NoC in Xilinx environment.http://ijict.itrc.ac.ir/article-1-270-en.htmlcmos technologynetwork on chipcommunication networksmax plus iimesh noc in xilinxflooding algorithms |
| spellingShingle | Maryam Raiyat Aliabadi Ahmad Khadem zadeh Mohammad Raiyat Aliabadi A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip International Journal of Information and Communication Technology Research cmos technology network on chip communication networks max plus ii mesh noc in xilinx flooding algorithms |
| title | A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip |
| title_full | A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip |
| title_fullStr | A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip |
| title_full_unstemmed | A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip |
| title_short | A Novel Scheme for Fault-Tolerant And Higher Capacity Network on Chip |
| title_sort | novel scheme for fault tolerant and higher capacity network on chip |
| topic | cmos technology network on chip communication networks max plus ii mesh noc in xilinx flooding algorithms |
| url | http://ijict.itrc.ac.ir/article-1-270-en.html |
| work_keys_str_mv | AT maryamraiyataliabadi anovelschemeforfaulttolerantandhighercapacitynetworkonchip AT ahmadkhademzadeh anovelschemeforfaulttolerantandhighercapacitynetworkonchip AT mohammadraiyataliabadi anovelschemeforfaulttolerantandhighercapacitynetworkonchip AT maryamraiyataliabadi novelschemeforfaulttolerantandhighercapacitynetworkonchip AT ahmadkhademzadeh novelschemeforfaulttolerantandhighercapacitynetworkonchip AT mohammadraiyataliabadi novelschemeforfaulttolerantandhighercapacitynetworkonchip |