AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
Tile-based many-core architectures are extensively used in modern system-on-chip designs to achieve scalable computing performance with adequate energy efficiency. Heterogeneity is the key element to boost computing performance and keep energy consumption under certain limits for several application...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2022-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/9759395/ |
| _version_ | 1811307073428783104 |
|---|---|
| author | Ahmed Kamaleldin Diana Gohringer |
| author_facet | Ahmed Kamaleldin Diana Gohringer |
| author_sort | Ahmed Kamaleldin |
| collection | DOAJ |
| description | Tile-based many-core architectures are extensively used in modern system-on-chip designs to achieve scalable computing performance with adequate energy efficiency. Heterogeneity is the key element to boost computing performance and keep energy consumption under certain limits for several application domains. However, the steady increase of using many custom heterogeneous tiles leads to an expansion in design and integration cost with limited tiles re-usability. The recent widespread of open-source RISC-V ISA provides the potential to develop modular compute units that can be used for many application domains with high reduction in non-recurring engineering costs. The motivation of this work is to bring design modularity and adaptability features for heterogeneous tile-based many-core architectures by increasing their flexibility to realize different many-core configurations with less design time and costs. In this work, AGILER is proposed as an adaptive tile-base many-core architecture for heterogeneous RISC-V based processors. The proposed architecture consists of modular and adaptable heterogeneous multi-/single-core compute tiles that supports 32-/64-bit RISC-V ISAs with different memory hierarchies. Inter-tile communication is developed based on a scalable network-on-chip architecture to achieve a high degree of system scalability. AGILER supports run-time adaptation through a custom internal reconfiguration manager for dynamic and partial reconfiguration over Xilinx FPGAs. Evaluation results demonstrate that the proposed architecture features a scalable computing performance up to 685 MOPS for <inline-formula> <tex-math notation="LaTeX">$8\times 32$ </tex-math></inline-formula>-bit tiles and 316 MOPS for <inline-formula> <tex-math notation="LaTeX">$8\times 64$ </tex-math></inline-formula>-bit tiles with a scalable memory bandwidth up to 7.4 GB/s. AGILER is evaluated on Xilinx Virtex Ultrascale+ FPGA with a maximum reconfiguration time of 38.1 ms for a single compute tile. |
| first_indexed | 2024-04-13T08:57:00Z |
| format | Article |
| id | doaj.art-d164fdd952534497bb4f181c2e2d9b42 |
| institution | Directory Open Access Journal |
| issn | 2169-3536 |
| language | English |
| last_indexed | 2024-04-13T08:57:00Z |
| publishDate | 2022-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj.art-d164fdd952534497bb4f181c2e2d9b422022-12-22T02:53:15ZengIEEEIEEE Access2169-35362022-01-0110438954391310.1109/ACCESS.2022.31686869759395AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V ProcessorsAhmed Kamaleldin0https://orcid.org/0000-0002-7446-7741Diana Gohringer1https://orcid.org/0000-0003-2571-8441Technische Universität Dresden, Chair of Adaptive Dynamic Systems, Dresden, GermanyTechnische Universität Dresden, Chair of Adaptive Dynamic Systems, Dresden, GermanyTile-based many-core architectures are extensively used in modern system-on-chip designs to achieve scalable computing performance with adequate energy efficiency. Heterogeneity is the key element to boost computing performance and keep energy consumption under certain limits for several application domains. However, the steady increase of using many custom heterogeneous tiles leads to an expansion in design and integration cost with limited tiles re-usability. The recent widespread of open-source RISC-V ISA provides the potential to develop modular compute units that can be used for many application domains with high reduction in non-recurring engineering costs. The motivation of this work is to bring design modularity and adaptability features for heterogeneous tile-based many-core architectures by increasing their flexibility to realize different many-core configurations with less design time and costs. In this work, AGILER is proposed as an adaptive tile-base many-core architecture for heterogeneous RISC-V based processors. The proposed architecture consists of modular and adaptable heterogeneous multi-/single-core compute tiles that supports 32-/64-bit RISC-V ISAs with different memory hierarchies. Inter-tile communication is developed based on a scalable network-on-chip architecture to achieve a high degree of system scalability. AGILER supports run-time adaptation through a custom internal reconfiguration manager for dynamic and partial reconfiguration over Xilinx FPGAs. Evaluation results demonstrate that the proposed architecture features a scalable computing performance up to 685 MOPS for <inline-formula> <tex-math notation="LaTeX">$8\times 32$ </tex-math></inline-formula>-bit tiles and 316 MOPS for <inline-formula> <tex-math notation="LaTeX">$8\times 64$ </tex-math></inline-formula>-bit tiles with a scalable memory bandwidth up to 7.4 GB/s. AGILER is evaluated on Xilinx Virtex Ultrascale+ FPGA with a maximum reconfiguration time of 38.1 ms for a single compute tile.https://ieeexplore.ieee.org/document/9759395/Many-core architectureparallel computingRISC-Vnetwork-on-chip (NoC)field programmable gate array (FPGA)reconfigurable computing |
| spellingShingle | Ahmed Kamaleldin Diana Gohringer AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors IEEE Access Many-core architecture parallel computing RISC-V network-on-chip (NoC) field programmable gate array (FPGA) reconfigurable computing |
| title | AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors |
| title_full | AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors |
| title_fullStr | AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors |
| title_full_unstemmed | AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors |
| title_short | AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors |
| title_sort | agiler an adaptive heterogeneous tile based many core architecture for risc v processors |
| topic | Many-core architecture parallel computing RISC-V network-on-chip (NoC) field programmable gate array (FPGA) reconfigurable computing |
| url | https://ieeexplore.ieee.org/document/9759395/ |
| work_keys_str_mv | AT ahmedkamaleldin agileranadaptiveheterogeneoustilebasedmanycorearchitectureforriscvprocessors AT dianagohringer agileranadaptiveheterogeneoustilebasedmanycorearchitectureforriscvprocessors |