Design and Performance Analysis of 32 × 32 Memory Array SRAM for Low-Power Applications

Design and Performance Analysis of 32 × 32 Memory Array SRAM for Low-Power Applications

Computer memory comprises temporarily or permanently stored data and instructions, which are utilized in electronic digital computers. The opposite of serial access memory is Random Access Memory (RAM), where the memory is accessed immediately for both reading and writing operations. There has been...

Full description

Bibliographic Details
Main Authors:	Xingsi Xue, Aruru Sai Kumar, Osamah Ibrahim Khalaf, Rajendra Prasad Somineni, Ghaida Muttashar Abdulsahib, Anumala Sujith, Thanniru Dhanuja, Muddasani Venkata Sai Vinay
Format:	Article
Language:	English
Published:	MDPI AG 2023-02-01
Series:	Electronics
Subjects:	6T SRAM cell CMOS decoder read and write access delay power consumption
Online Access:	https://www.mdpi.com/2079-9292/12/4/834

Similar Items

A Symmetric Novel 8T3R Non-Volatile SRAM Cell for Embedded Applications
by: Uma Maheshwar Janniekode, et al.
Published: (2022-04-01)

A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01)

SRAM-Based PUF Reliability Prediction Using Cell-Imbalance Characterization in the State Space Diagram
by: Gabriel Torrens, et al.
Published: (2022-01-01)

On Improving Reliability of SRAM-Based Physically Unclonable Functions
by: Arunkumar Vijayakumar, et al.
Published: (2017-01-01)

Performance Analysis Of SRAM and Dram in Low Power Application
by: Yuvaraj S., et al.
Published: (2023-01-01)

0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization
by: Do, Anh Tuan, et al.
Published: (2016)

Estimation during Design Phases of Suitable SRAM Cells for PUF Applications Using Separatrix and Mismatch Metrics
by: Abdel Alheyasat, et al.
Published: (2021-06-01)

A Novel 8T XNOR-SRAM: Computing-in-Memory Design for Binary/Ternary Deep Neural Networks
by: Nader Alnatsheh, et al.
Published: (2023-02-01)

Design on Formation of Nickel Silicide by a Low‐Temperature Pulsed Laser Annealing Method to Reduce Contact Resistance for CMOS Inverter and 6T‐SRAM on a Wafer‐Scale Flexible Substrate
by: Yu‐Chieh Hsu, et al.
Published: (2023-12-01)

Area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (TNIHE) SRAM
by: Ho, Weng-Geng, et al.
Published: (2016)

Performance evaluation of SRAM design using different field effect transistors
by: C. Venkataiah, et al.
Published: (2023-01-01)

Design of 10T SRAM cell with improved read performance and expanded write margin
by: Ashish Sachdeva, et al.
Published: (2021-01-01)

A computational analysis on the role of low energy proton-induced single event upset in a 65 nm CMOS SRAM
by: M. Soleimaninia,, et al.
Published: (2020-11-01)

CNTFET-based SRAM cell design using INDEP technique
by: Mehwish Maqbool, et al.
Published: (2024-03-01)

Hardware Efficient Transposable 8T SRAM for Orthogonal Data Access
by: Dain Chon, et al.
Published: (2024-01-01)

SRAM Compilation and Placement Co-Optimization for Memory Subsystems
by: Biwei Liu
Published: (2023-03-01)

SRAM based computing-in-memory for tiny machine learning
by: Gupta, Shini
Published: (2024)

Mechanism and Equivalence of Single Event Effects Induced by 14 MeV Neutrons in High-Speed QDR SRAM
by: Shaohua Yang, et al.
Published: (2022-09-01)

DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
by: A. KISHORE KUMAR, et al.
Published: (2014-12-01)

A Hybrid SRAM/RRAM In-Memory Computing Architecture Based on a Reconfigurable SRAM Sense Amplifier
by: Seyed Hassan Hadi Nemati, et al.
Published: (2023-01-01)

Ultra-Low Power and High-Throughput SRAM Design to Enhance AI Computing Ability in Autonomous Vehicles
by: Youngbae Kim, et al.
Published: (2021-01-01)

FinFET 6T-SRAM All-Digital Compute-in-Memory for Artificial Intelligence Applications: An Overview and Analysis
by: Waqas Gul, et al.
Published: (2023-07-01)

Experimental Study on the Space Electrostatic Discharge Effect and the Single Event Effect of SRAM Devices for Satellites
by: Xuan Wang, et al.
Published: (2022-07-01)

S²RAM: Optimization of SRAM With Memory Access Patterns
by: Woong Choi
Published: (2024-01-01)

A Reconfigurable SRAM CRP PUF with High Reliability and Randomness
by: Van Khanh Pham, et al.
Published: (2024-01-01)

Radiation hardened 12T SRAM cell with improved writing capability for space applications
by: Rishabh Sharma, et al.
Published: (2023-10-01)

Design of low power SRAM cells with increased read and write performance using Read - Write assist technique
by: M. Srinu, et al.
Published: (2024-03-01)

Design and Implementation of CNFET SRAM Cells by Using Multi-Threshold Technique
by: Shanmugam Kavitha, et al.
Published: (2023-03-01)

Method for Improving the Reliability of SRAM-Based PUF Using Convolution Operation
by: Ruihu Cao, et al.
Published: (2022-10-01)

A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018)

TECED: A Two-Dimensional Error-Correction Codes Based Energy-Efficiency SRAM Design
by: Zhenglin Chen, et al.
Published: (2022-05-01)

Stable, Low Power and Bit-Interleaving Aware SRAM Memory for Multi-Core Processing Elements
by: Nandakishor Yadav, et al.
Published: (2021-11-01)

Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
by: Chen, Junchao, et al.
Published: (2016)

Analysis of read speed latency in 6T-SRAM cell using multi-layered graphene nanoribbon and cu based nano-interconnects for high performance memory circuit design
by: Sandip Bhattacharya, et al.
Published: (2023-10-01)

Improved reliability single loop single feed 7T SRAM cell for biomedical applications
by: Ashish Panchal, et al.
Published: (2023-07-01)

IMPROVED SPEED LOW POWER AND LOW VOLTAGE SRAM DESIGN FOR LDPC APPLICATION CIRCUITS
by: ROSALIND DEENA KUMARI SELVAM, et al.
Published: (2018-03-01)

Reliable SRAM using NAND‐NOR Gate in beyond‐CMOS QCA technology
by: Marshal Raj, et al.
Published: (2021-05-01)

Single ended 12T cntfet sram cell with high stability for low power smart device applications
by: S. Jayanthi, et al.
Published: (2024-03-01)

An Experimental Evaluation of Resistive Defects and Different Testing Solutions in Low-Power Back-Biased SRAM Cells
by: Nunzio Mirabella, et al.
Published: (2022-01-01)

22 nm SRAM Design for Ultra-Low Power (ULP) Applications
by: DIARY R. Sulaiman
Published: (2021-05-01)