Variable Delayed Dual-Core Lockstep (VDCLS) Processor for Safety and Security Applications
Dual-Core Lockstep (DCLS) is one of the most commonly used techniques in applications requiring functional safety. As the semiconductor process nodes keep shrinking, the DCLS technique is also more and more frequently seen in industrial or even consumer electronics. The paper presents the novel appr...
Main Authors: | Krzysztof Marcinek, Witold A. Pleskacz |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/2/464 |
Similar Items
-
Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors
by: Pablo M. Aviles, et al.
Published: (2023-01-01) -
A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection
by: Francesco Vigli, et al.
Published: (2024-01-01) -
Design and Evaluation of Open-Source Soft-Core Processors
by: Mario Gazziro, et al.
Published: (2024-02-01) -
DuckCore: A Fault-Tolerant Processor Core Architecture Based on the RISC-V ISA
by: Jiemin Li, et al.
Published: (2021-12-01) -
Fault-tolerant method for anti-SEU of embedded system based on dual-core processor
by: Xiuhai Cui, et al.
Published: (2019-10-01)