A Hardware Architecture of a Dynamic Ranking Packet Scheduler for Programmable Network Devices
The introduction of Software-Defined Networking (SDN) separated the control and data forwarding planes, but the data plane still requires a fully programmable packet scheduler that can adapt to different traffic patterns and offer high expressiveness at line rate. The Dynamic Ranking Push-In-First-O...
Main Authors: | Mostafa Elbediwy, Bill Pontikakis, Jean-Pierre David, Yvon Savaria |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2023-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10153594/ |
Similar Items
-
Flexible Software-Defined Packet Processing Using Low-Area Hardware
by: Hesam Zolfaghari, et al.
Published: (2020-01-01) -
AUTOMATING SELECTION OF OPTIMAL PACKET SCHEDULING DURING VOIP-TRAFFIC TRANSMISSION
by: Yuliya A. Balakshina, et al.
Published: (2016-11-01) -
Making programmable packet scheduling time-sensitive with a FIFO queue
by: Qianru Lv, et al.
Published: (2023-10-01) -
WFQ ENHANCEMENT USING INTELLIGENT DISTRIBUTED QUEUE BASED ANFIS FOR PACKET SWITCHING NETWORK
by: Sh. A. Ali, et al.
Published: (2019-06-01) -
An Adaptive Throughput-First Packet Scheduling Algorithm for DPDK-Based Packet Processing Systems
by: Chuanhong Li, et al.
Published: (2021-03-01)