VLSI Implementation of a Fixed-Complexity Soft-Output MIMO Detector for High-Speed Wireless

VLSI Implementation of a Fixed-Complexity Soft-Output MIMO Detector for High-Speed Wireless

<p/> <p>This paper presents a low-complexity MIMO symbol detector with close-Maximum a posteriori performance for the emerging multiantenna enhanced high-speed wireless communications. The VLSI implementation is based on a novel MIMO detection algorithm called Modified Fixed-Complexity S...

Full description

Bibliographic Details
Main Authors:	Wu Di, Eilert Johan, Asghar Rizwan, Liu Dake
Format:	Article
Language:	English
Published:	SpringerOpen 2010-01-01
Series:	EURASIP Journal on Wireless Communications and Networking
Online Access:	http://jwcn.eurasipjournals.com/content/2010/893184

Similar Items

VLSI Implementation of a Fixed-Complexity Soft-Output MIMO Detector for High-Speed Wireless
by: Di Wu, et al.
Published: (2010-01-01)

VLSI implementation of a fully-pipelined K-Best MIMO detector with successive interference cancellation
by: Bello, I, et al.
Published: (2019)

Design and VLSI Implementation of a Reduced-Complexity Sorted QR Decomposition for High-Speed MIMO Systems
by: Lu Sun, et al.
Published: (2020-10-01)

Low-Complexity BFGS-Based Soft-Output MMSE Detector for Massive MIMO Uplink
by: Lin Li, et al.
Published: (2023-01-01)

Algorithm and VLSI Architecture of a Near-Optimum Symbol Detector for QSM MIMO Systems
by: Mao-Hsu Yen, et al.
Published: (2023-01-01)

VLSI Design of a High Throughput Hybrid Precoding Processor for Wireless MIMO Systems
by: Kuan-Ting Chen, et al.
Published: (2019-01-01)

VLSI implementation of analog phase detector in phase-locked loop /
by: 352558 Nooraini Naim
Published: (2006)

VLSI Implementation of QRS Complex Detector Based on Wavelet Decomposition
by: Yuan-Ho Chen, et al.
Published: (2022-01-01)

VLSI for wireless communication /
by: 189651 Leung, Bosco
Published: (2002)

One-Bit Successive-Cancellation Soft-Output (OSS) Detector for Uplink MU-MIMO Systems With One-Bit ADCs
by: Yunseong Cho, et al.
Published: (2019-01-01)

High-speed VLSI interconnections /
by: Goel, Ashok K., 1953-
Published: (2007)

Comparison of high speed vlsi adders /
by: 560514 Shaikh Nasir Shaikh Husin, et al.
Published: (2007)

Comparison of high speed VLSI adders /
by: 460666 Beenal Baba @ Ashvin Kumar, et al.
Published: (2005)

Multi-input multi-output (MIMO) indoor optical wireless communications
by: O'Brien, D
Published: (2009)

Low-complexity soft-output signal detector based on adaptive pre-conditioned gradient descent method for uplink multiuser massive MIMO systems
by: Souleymane Berthe, et al.
Published: (2023-04-01)

Soft-Output Maximum-Likelihood Detector for Quadrature Spatial Modulation
by: M. A. Tijani, et al.
Published: (2018-09-01)

An Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture
by: Cavallaro Joseph R, et al.
Published: (2006-01-01)

VLSI implementation of ADC circuit /
by: 246990 Hanum Ibrahim
Published: (2006)

VLSI implementation of a neuron
by: Yan, Yan
Published: (2011)

VLSI Implementation of an Efficient Lossless EEG Compression Design for Wireless Body Area Network
by: Chiung-An Chen, et al.
Published: (2018-08-01)

FPGA Implementation of Sphere Detector for Spatial Multiplexing MIMO System
by: Asma Mohamed, et al.
Published: (2019-06-01)

Algorithm and VLSI Design for 1-Bit Data Detection in Massive MIMO-OFDM
by: Seyed Hadi Mirfarshbafan, et al.
Published: (2020-01-01)

A Soft Detector with Good Performance/Complexity Trade-Off for a MIMO System
by: Liu Jianhua, et al.
Published: (2004-01-01)

Sub-optimal Deep Pipelined Implementation of MIMO Sphere Detector on FPGA
by: Minh Thuong Nguyen, et al.
Published: (2023-03-01)

VLSI implementation of kogge stone adder /
by: Lee, Mei Xiang, 1994-, author, et al.
Published: (2017)

VLSI implementation of kogge stone adder /
by: Lee, Mei Xiang, 1994-, author
Published: (2017)

Direct VLSI implementation of combinatorial algorithms /
by: 205157 Guibas, L. J., et al.

VLSI implementation on varialble register delay /
by: 290326 Ng, Poh Hua
Published: (2002)

VLSI implementation of batcher sorting network /
by: 185858 Tan, Seu Siun
Published: (2002)

VLSI implementation of montgomery modular multiplier
by: Gao, Pengfei
Published: (2019)

Analysis, synthesis, and fabrication of VLSI Si detector arrays for optoelectronic interconnections
by: Ouellette, Edward Joseph
Published: (2006)

VLSI Implementation of a Cost-Efficient Near-Lossless CFA Image Compressor for Wireless Capsule Endoscopy
by: Shih-Lun Chen, et al.
Published: (2016-01-01)

A Novel Multiple-Output DUSTF Coding on High Mobility MIMO-Wireless Communication Systems
by: Rina Pudji Astuti, et al.
Published: (2013-09-01)

RSA ENCRYPTION USING VLSI ARCHITECTURE FOR HIGH SPEED APPLICATIONS
by: Salai Thillai Thilagam J
Published: (2017-12-01)

A MIMO Detector With Deep-Neural-Network for Faster-Than-Nyquist Optical Wireless Communications
by: Minghua Cao, et al.
Published: (2024-01-01)

VLSI implementation of mixer for CMOS RF transceiver /
by: 247409 Muhamad Faisal Ibrahim
Published: (2006)

Pulse Coded Neural Network Implementation In VLSI
by: Shaikh-Husin, Nasir, et al.
Published: (2000)

VLSI - compatible implementations for artificial neural networks /
by: 394308 Sied Mehdi Fakhraie, et al.
Published: (1997)

VLSI implementation of full adder-subtractor design
by: Ahmad, Nabihah, et al.
Published: (2017)

Pulse-coded neural network implementation in vlsi /
by: 426294 Liew, Yin Hao
Published: (2001)