Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers
A reconfigurable third-order multi-bit continuous-time quadrature delta-sigma modulator (CT-QDSM) with mismatch error correction is reported in this paper. This modulator is designed for a tri-mode WLAN/WCDMA/GSM Low-IF (Intermediate Frequency) receiver. A three-bit quantizer is utilized to achieve...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
University of Sistan and Baluchestan
2019-07-01
|
| Series: | International Journal of Industrial Electronics, Control and Optimization |
| Subjects: | |
| Online Access: | https://ieco.usb.ac.ir/article_4610_9cf3805c5b1fa2ff32a22be75c0fab4d.pdf |
| _version_ | 1811305916049391616 |
|---|---|
| author | alireza shamsi |
| author_facet | alireza shamsi |
| author_sort | alireza shamsi |
| collection | DOAJ |
| description | A reconfigurable third-order multi-bit continuous-time quadrature delta-sigma modulator (CT-QDSM) with mismatch error correction is reported in this paper. This modulator is designed for a tri-mode WLAN/WCDMA/GSM Low-IF (Intermediate Frequency) receiver. A three-bit quantizer is utilized to achieve the bandwidth (BW) and signal to noise ratio (SNR) required in WLAN/WCDMA standards. In this modulator, the adders are eliminated to optimize the power consumption. The excess loop delay of modulator compensated by half of the sampling period of quantizer. The reconfigurable dynamic element matching (DEM) is proposed to eliminate the mismatch error. Therefore, the I and Q mismatch error are alleviated by designing the data weighted average (DWA) and homogeneous block (HB) circuits for WCDMA/WLAN modes respectively. In addition, the complex_digital to analog converter (C_DAC) is designed to eliminate the mismatch between I and Q paths. Implemented in 180 nm CMOS, achieves 53.6/74.2/81.63 dB SNR and figure-of-merits (FoM) of 0.863/0.495/1.63 pJ/ (conversion step) with a 20/2/0.2 MHz BW for WLAN/WCDMA/GSM operational mode. |
| first_indexed | 2024-04-13T08:34:59Z |
| format | Article |
| id | doaj.art-d9d8303088ae4a1aa973fc4e5383ff3a |
| institution | Directory Open Access Journal |
| issn | 2645-3517 2645-3568 |
| language | English |
| last_indexed | 2024-04-13T08:34:59Z |
| publishDate | 2019-07-01 |
| publisher | University of Sistan and Baluchestan |
| record_format | Article |
| series | International Journal of Industrial Electronics, Control and Optimization |
| spelling | doaj.art-d9d8303088ae4a1aa973fc4e5383ff3a2022-12-22T02:54:09ZengUniversity of Sistan and BaluchestanInternational Journal of Industrial Electronics, Control and Optimization2645-35172645-35682019-07-012325726410.22111/ieco.2019.28430.11324610Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receiversalireza shamsi0Department of Electrical Engineering, Shahid Sattari Aeronautical University of Science and Technology, Tehran, IranA reconfigurable third-order multi-bit continuous-time quadrature delta-sigma modulator (CT-QDSM) with mismatch error correction is reported in this paper. This modulator is designed for a tri-mode WLAN/WCDMA/GSM Low-IF (Intermediate Frequency) receiver. A three-bit quantizer is utilized to achieve the bandwidth (BW) and signal to noise ratio (SNR) required in WLAN/WCDMA standards. In this modulator, the adders are eliminated to optimize the power consumption. The excess loop delay of modulator compensated by half of the sampling period of quantizer. The reconfigurable dynamic element matching (DEM) is proposed to eliminate the mismatch error. Therefore, the I and Q mismatch error are alleviated by designing the data weighted average (DWA) and homogeneous block (HB) circuits for WCDMA/WLAN modes respectively. In addition, the complex_digital to analog converter (C_DAC) is designed to eliminate the mismatch between I and Q paths. Implemented in 180 nm CMOS, achieves 53.6/74.2/81.63 dB SNR and figure-of-merits (FoM) of 0.863/0.495/1.63 pJ/ (conversion step) with a 20/2/0.2 MHz BW for WLAN/WCDMA/GSM operational mode.https://ieco.usb.ac.ir/article_4610_9cf3805c5b1fa2ff32a22be75c0fab4d.pdfquadrature delta sigma modulatorwlan/wcdma/gsmmulti standardlow-if receiver |
| spellingShingle | alireza shamsi Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers International Journal of Industrial Electronics, Control and Optimization quadrature delta sigma modulator wlan/wcdma/gsm multi standard low-if receiver |
| title | Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers |
| title_full | Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers |
| title_fullStr | Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers |
| title_full_unstemmed | Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers |
| title_short | Reconfigurable CT QDSM with mismatch shaping dedicated to multi-mode low-IF receivers |
| title_sort | reconfigurable ct qdsm with mismatch shaping dedicated to multi mode low if receivers |
| topic | quadrature delta sigma modulator wlan/wcdma/gsm multi standard low-if receiver |
| url | https://ieco.usb.ac.ir/article_4610_9cf3805c5b1fa2ff32a22be75c0fab4d.pdf |
| work_keys_str_mv | AT alirezashamsi reconfigurablectqdsmwithmismatchshapingdedicatedtomultimodelowifreceivers |