Energy-Efficient Ternary Multipliers Using CNT Transistors
In recent decades, power consumption has become an essential factor in attracting the attention of integrated circuit (IC) designers. Multiple-valued logic (MVL) and approximate computing are some techniques that could be applied to integrated circuits to make power-efficient systems. By utilizing M...
Main Authors: | Sepehr Tabrizchi, Atiyeh Panahi, Fazel Sharifi, Hamid Mahmoodi, Abdel-Hameed A. Badawy |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-04-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/4/643 |
Similar Items
-
Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs
by: Avireni Bhargav, et al.
Published: (2021-12-01) -
Ternary Full Adder Designs Employing Unary Operators and Ternary Multiplexers
by: Ramzi A. Jaber, et al.
Published: (2023-05-01) -
A Novel High-Speed and Low-PDP Approximate Full Adder Cell for Image Blending
by: Seyed Hossein Shahrokhi, et al.
Published: (2023-06-01) -
Design and Implementation of CNFET SRAM Cells by Using Multi-Threshold Technique
by: Shanmugam Kavitha, et al.
Published: (2023-03-01) -
Neoteric Design Power Sustained 3-Bit Asynchronous Counter Using CNFET Based MCML Topology
by: Ramsha Suhail, et al.
Published: (2022-01-01)