CNTFET-based SRAM cell design using INDEP technique
As the size of the transistor decreases in the nanoscale regime, certain parameters, such as, cell stability, power dissipation, and delay, have changed. This poses a significant challenge when attempting to scale down metal oxide semiconductor field effect transistor (MOSFET). The carbon nanotube f...
Main Authors: | Mehwish Maqbool, Vijay Kumar Sharma, Neeraj Kaushik |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2024-03-01
|
Series: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2772671124000597 |
Similar Items
-
Simulation Analysis and Performance Comparison for the Memory Cells
by: SHARMA Vijay Kumar
Published: (2021-10-01) -
Single ended 12T cntfet sram cell with high stability for low power smart device applications
by: S. Jayanthi, et al.
Published: (2024-03-01) -
Performance evaluation of SRAM design using different field effect transistors
by: C. Venkataiah, et al.
Published: (2023-01-01) -
A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01) -
Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells
by: Sebastiano Strangio, et al.
Published: (2015-01-01)