Single event response of ferroelectric spacer engineered SOI FinFET at 14 nm technology node
Abstract The impact of spacer on the single event response of SOI FinFET at 14 nm technology node is investigated. Based on the device TCAD model, well-calibrated by the experimental data, it is found that the spacer presents the enhancement on single event transient (SET) compared with no spacer co...
Main Authors: | Baojun Liu, Jing Zhu |
---|---|
Format: | Article |
Language: | English |
Published: |
Nature Portfolio
2023-07-01
|
Series: | Scientific Reports |
Online Access: | https://doi.org/10.1038/s41598-023-36952-1 |
Similar Items
-
Three-Dimensional TID Hardening Design for 14 nm Node SOI FinFETs
by: Peng Lu, et al.
Published: (2021-12-01) -
Comparison of bulk FinFET and SOI FinFET
by: Chen Ying-Yu, et al.
Published: (2018-01-01) -
Comparative Study of Novel u-Shaped SOI FinFET Against Multiple-Fin Bulk/SOI FinFET
by: Myoungsu Son, et al.
Published: (2023-01-01) -
Multi-Channel Step FinFET With Spacer Engineering
by: Rinku Rani Das, et al.
Published: (2024-01-01) -
Design Exploration of 14 nm FinFET for Energy-Efficient Cryogenic Computing
by: Amol D. Gaidhane, et al.
Published: (2023-01-01)