Design principle and application of double-edge-triggered shift register(双边沿移位寄存器的设计原理及其应用)
从消除时钟信号冗余跳变而致的无效功耗的要求出发,提出双边沿移位寄存器的设计思想.该移位寄存器的功能已用PSPICE程序模拟验证.使用该移位寄存器设计双边沿移位计数器的实例被演示.对模拟所得数据的计算结果表明,与实现相同功能的单边沿移位寄存器相比,由于工作频率减半,双边沿移位寄存器的功耗有明显降低....
Main Authors: | ZHUTing(朱挺), WUXun-wei(吴训威) |
---|---|
Format: | Article |
Language: | zho |
Published: |
Zhejiang University Press
2004-01-01
|
Series: | Zhejiang Daxue xuebao. Lixue ban |
Subjects: | |
Online Access: | https://doi.org/zjup/1008-9497.2004.31.1.29-33 |
Similar Items
-
Design of ternary shift register based on adiabatic domino logic(基于绝热多米诺逻辑的三值移位寄存器设计)
by: ZHENGXuesong(郑雪松), et al.
Published: (2014-07-01) -
Hardware mechanism for redundancy restraint and the analysis of their working procedure(冗余抑制的硬件实现及作用过程分析)
by: WUXun-wei(吴训威), et al.
Published: (2001-09-01) -
Design of double-edge-triggered dynamic flip-flop and its application(双边沿动态触发器的设计及其应用)
by: ZHANGZhuan(章专), et al.
Published: (2007-03-01) -
Logic design of priority encoder by restraining redundancy(抑制冗余优先编码器的逻辑设计)
by: LUYang-jian(卢仰坚), et al.
Published: (2001-07-01) -
Design of high-performance ternary D flip-flop based on MCML(基于MCML的高性能三值D型触发器的设计)
by: ZHAOXiang-hong(赵祥红), et al.
Published: (2013-05-01)